## SIEMENS



## M ic rocomputer Components

SAB 80C517/80C537<br>8-Bit CM OS Single-Chip M ic rocontroller

Edition 05.95
This edition was realized using the software system FrameMaker ${ }^{\circledR}$.

## Published by Siemens AG,

Bereich Halbleiter, Marketing-
Kommunikation, Balanstraße 73,

## 81541 München

© Siemens AG 1995.
All Rights Reserved.

## Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.
The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.
Siemens AG is an approved CECC manufacturer.

## Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.
For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.
Components used in life-support devices or systems must be expressly authorized for such purpose!
Critical components ${ }^{1}$ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems ${ }^{2}$ with the express written approval of the Semiconductor Group of Siemens AG.
1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

| SAB 80C517/80C537 User's Manual <br> Revision History: $\quad \mathbf{0 4 . 9 5}$ <br> Previous Releases: $\quad 06.91 / 10.92 / 08.93 / 04.94$ <br> Page Subjects (changes since last revision) |  |
| :--- | :--- |
| 119 | Figure 7-33, writing error corrected |
| 133 | Pin assignment Table 7-10 corrected |
| 141 | Page number reference number corrected |
| 167 | Software watchdog timer start: extended description |
| 188 | Description of CTF flag modified |
| 360 | ROM verification timing: text added |

Table of Contents Page
1 Introduction ..... 8
2 Fundamental Structure ..... 10
3 Central Processing Unit ..... 13
3.1 General Description ..... 13
3.2 CPU Timing ..... 14
4 Memory Organization ..... 16
4.1 Program Memory ..... 16
4.2 Data Memory ..... 16
4.3 General Purpose Registers ..... 20
4.4 Special Function Registers ..... 20
5 External Bus Interface ..... 27
5.1 Accessing External Memory ..... 27
5.2 Eight Datapointers for Faster External Bus Access ..... 29
5.3 PSEN, Program Store Enable ..... 33
5.4 ALE, Address Latch Enable ..... 33
5.5 Overlapping External Data and Program Memory Spaces ..... 33
6 System Reset ..... 35
6.1 Hardware Reset and Power-Up Reset ..... 35
6.1.1 Reset Function and Circuitries ..... 35
6.1.2 Hardware Reset Timing ..... 38
6.2 Reset Output Pin (RO) ..... 39
7 On-Chip Peripheral Components ..... 40
7.1 Parallel I/O ..... 40
7.1.1 Port Structures ..... 40
7.1.2 Port 0 and Port 2 used as Address/Data Bus ..... 45
7.1.3 Alternate Functions ..... 46
7.1.4 Port Handling ..... 48
7.1.4.1 Port Timing ..... 48
7.1.4.2 Port Loading and Interfacing ..... 49
7.1.4.3 Read-Modify-Write Feature of Ports 0 through 6 ..... 49
7.2 Serial Interfaces ..... 51
7.2.1 Serial Interface 0 ..... 51
7.2.1.1 Operating Modes of Serial Interface 0 ..... 51
7.2.1.2 Multiprocessor Communication Feature ..... 54
7.2.1.3 Baud Rates of Serial Channel 0 ..... 54
7.2.1.4 New Baud Rate Generator for Serial Channel 0 ..... 58
7.2.2 Serial Interface 1 ..... 61
7.2.2.1 Operating Modes of Serial Interface 1 ..... 61
Table of Contents Page
7.2.2.2 Multiprocessor Communication Feature ..... 63
7.2.2.3 Baud Rates of Serial Channel 1 ..... 63
7.2.2.4 New Baud Rate Generator for Serial Channel 1 ..... 64
7.2.3 Detailed Description of the Operating Modes ..... 66
7.2.3.1 Mode 0, Synchronous Mode (Serial Interface 0) ..... 66
7.2.3.2 Mode 1/Mode B, 8-Bit UART (Serial Interfaces 0 and 1) ..... 67
7.2.3.3 Mode 2, 9-Bit UART (Serial Interface 0) ..... 68
7.2.3.4 Mode 3 / Mode A, 9-Bit UART (Serial Interfaces 0 and 1) ..... 68
7.3 Timer 0 and Timer 1 ..... 76
7.3.1 Mode 0 ..... 79
7.3.2 Mode 1 ..... 80
7.3.3 Mode 2 ..... 81
7.3.4 Mode 3 ..... 82
7.4 A/D Converter ..... 83
7.4.1 Function and Control ..... 83
7.4.1.1 Initialization and Input Channel Selection ..... 83
7.4.1.2 Start of Conversion ..... 87
7.4.2 Reference Voltages ..... 87
7.4.3 A/D Converter Timing ..... 91
7.5 The Compare/Capture Unit (CCU) ..... 93
7.5.1 Timer 2 ..... 97
7.5.2 The Compare Timer ..... 101
7.5.3 Compare Function in the CCU ..... 103
7.5.4 Compare Modes of the CCU ..... 103
7.5.4.1 Compare Mode 0 ..... 104
7.5.4.2 Compare Mode 1 ..... 106
7.5.5 Timer/Compare Register Configurations in the CCU ..... 107
7.5.5.1 Compare Function of Timer 2 with Registers CRC, CC1 to CC4 ..... 108
7.5.5.2 Compare Function of Registers CM0 to CM7 ..... 116
7.5.6 Capture Function in the CCU ..... 123
7.6 Arithmetic Unit ..... 126
7.6.1 Programming the MDU ..... 126
7.6.2 Multiplication/Division ..... 128
7.6.3 Normalize and Shift ..... 129
7.6.4 The Overflow Flag ..... 132
7.6.5 The Error Flag ..... 132
7.7 Power Saving Modes ..... 134
7.7.1 Idle Mode ..... 136
7.7.2 Power-Down Mode ..... 139
7.7.3 Slow-Down Mode ..... 140
7.8 Fail Save Mechanisms ..... 141
Table of Contents Page
7.8.1 Programmable Watchdog Timer ..... 141
7.8.2 Oscillator Watchdog ..... 146
7.9 Oscillator and Clock Circuit ..... 148
7.10 System Clock Output ..... 150
8 Interrupt System ..... 152
8.1 Interrupt Structure ..... 152
8.2 Priority Level Structure ..... 162
8.3 How Interrupts are Handled ..... 164
8.4 External Interrupts ..... 167
8.5 Response Time ..... 168
9 Instruction Set ..... 169
9.1 Addressing Modes ..... 169
9.2 Introduction to the Instruction Set ..... 171
9.2.1 Data Transfer ..... 171
9.2.2 Arithmetic ..... 172
9.2.3 Logic ..... 174
9.2.4 Control Transfer ..... 174
9.3 Instruction Definitions ..... 176
10 Application Examples ..... 256
10.1 Application Examples for the Compare Functions ..... 256
10.1.1 Generation of Two Different PWM Signals with "Additive Compare" using the "CCx Registers" ..... 256
10.1.2 Sine-Wave Generation with a CMx Registers/Compare Timer Configuration ..... 258
10.2 Using an SAB 80C537 with External Program Memory and Additional External Data Memory ..... 263
11 Device Specifications ..... 265

## 1 Introduction

The SAB 80C517/80C537 is a high-end microcontroller in the Siemens SAB 8051 8-bit microcontroller family. It is based on the well-known industry standard 8051 architecture; a great number of enhancements and new peripheral features extend its capabilities to meet the extensive requirements of new applications. Nevertheless, the SAB 80C517 maintains compatibility within the Siemens SAB 8051 family; in fact, the SAB 80C517 is a superset of the Siemens SAB 80C515/ 80 C 535 microcontroller thus offering an easy upgrade path for SAB 80(C)515/80(C)535 users.
In addition to all features of the SAB 80C515, there are several enhancements for higher performance. The SAB 80 C 517 has been expanded e.g. in its arithmetic characteristics, fail save mechanisms, analog signal processing facilities and timer capabilities.
Listed below is a summary of the main features of the SAB 80C517/80C537:

- 8 Kbyte on-chip program memory (SAB 80C517 only)
- ROMIess version also available (SAB 80C537)
- Full compatibility with SAB 80C515/80C535
- 256 byte on-chip RAM
- 256 directly addressable bits
- 1 microsecond instruction cycle at $12-\mathrm{MHz}$ oscillator frequency
- 64 of 111 instructions are executed in one instruction cycle
- External program and data memory expandable up to 64 Kbyte each
- 8-bit A/D converter
- 12 multiplexed inputs
- Programmable reference voltages
- External/internal start of conversion
- Two 16-bit timers/counters (8051 compatible)
- Powerful compare/capture unit (CCU) based on a 16-bit timer/counter and a high-speed 16-bit timer for fast compare functions
- One 16-bit reload/compare/capture register
- Four 16-bit compare/capture registers, one of which serves up to nine compare channels (concurrent compare)
- Eight fast 16 -bit compare registers
- Arithmetic unit for division, multiplication, shift and normalize operations
- Eight datapointers instead of one for indirect addressing of program and external data memory
- Extended watchdog facilities
- 16-bit programmable watchdog timer
- Oscillator watchdog
- Nine ports
- Seven bidirectional 8-bit ports
- One 8-bit and one 4-bit input port for analog and digital input signals
- Two full-duplex serial interfaces with own baud rate generators
- Four priority level interrupt systems, 14 interrupt vectors
- Three power saving modes
- Slow-down mode
- Idle mode
- Power-down mode
- Siemens high-performance ACMOS technology
- P-LCC-84 package

The ROMless version SAB 80C537 is identical with the SAB 80C517 except for the fact that it lacks the on-chip program memory; the SAB 80C537 is designed for applications with external program memory.
In this manual, any reference made to the SAB 80C517 applies to both versions, the SAB 80C517 and the SAB 80C537, unless otherwise noted.
Figure $1-1$ shows the logic symbol of the SAB 80C517:


Figure 1-1

## Logic Symbol

## 2

Fundamental Structure
The SAB 80C517 is a totally 8051-compatible microcontroller while its peripheral performance has been increased significantly. It includes the complete SAB 80(C)515, providing 100\% upward compatibility. This means that all existing 80515 programs or user's program libraries can be used further on without restriction and may be easily extended to the new SAB 80C517.

The SAB 80C517 is in the Siemens line of highly integrated microcontrollers for control applications. Some of the various on-chip peripherals have been added to support the 8-bit core in case of stringent real-time requirements. The 32-bit/16-bit arithmetic unit, the improved 4 -level interrupt structure and the increased number of eight 16-bit datapointers are meant to give such a CPU support. But strict compatibility to the 8051 architecture is a principle of the SAB 80C517's design.
Furthermore, the SAB 80C517 contains three additional 8-bit I/O ports and twelve general input lines. The additional serial channel is compatible to an 8051-UART and provided with an independent and freely programmable baud rate generator. An 8-bit resolution A/D-converter with software-adjustable reference voltages has been integrated to allow analog signal processing. As a counterpart to the A/D converter, the SAB 80C517 includes a powerful compare/capture unit with two 16 -bit timers for all kinds of digital signal processing. The controller has been completed with well considered provisions for "fail-safe" reaction in critical applications and offers all CMOS features like low power consumption as well as an idle, power-down and slow-down mode.
Figure 2-1 shows a block diagram of the SAB 80C517.
Readers who are familiar with the SAB 8051 or SAB 80515 may concentrate on chapters 6 and 7 where the reset conditions and the new peripheral components are described. Chapter 8 (Interrupt System) has a special section for 80515 professionals where enhancements of the interrupt structure compared to the SAB 80515 are summarized.

For readers, however, who are newcomers to the 8051 family of microcontrollers, the following section may give a general view of the basic characteristics of the SAB 80C517.
The details of operation are described later in chapters 3 and 4 .


Figure 2-1

## Functional Block Diagram

## Central Processing Unit

The CPU is designed to operate on bits and bytes. The instructions, which consist of up to 3 bytes, are performed in one, two or four machine cycles. One machine cycle requires twelve oscillator cycles. The instruction set has extensive facilities for data transfer, logic and arithmetic instructions. The Boolean processor has its own full-featured and bit-based instructions within the instruction set. The SAB 80C517 uses five addressing modes: direct access, immediate, register, register indirect access, and for accessing the external data or program memory portions a base register plus indexregister indirect addressing.

## Memory Organization

The SAB 80C517 has an internal ROM of 8 Kbyte. The program memory can externally be expanded up to 64 Kbyte (see Bus Expansion Control). The internal RAM consists of 256 bytes. Within this address space there are 128 bit-addressable locations and four register banks, each with 8 general purpose registers. In addition to the internal RAM there is a further 128-byte address space for the special function registers, which are described in sections to follow.

Because of its Harvard architecture, the SAB 80C517 distinguishes between an external program memory portion (as mentioned above) and up to 64 Kbyte external data memory accessed by a set of special instructions. As an important improvement of the 8051 architecture, the SAB 80C517 contains eight datapointers (instead of one in the 8051) which speed up external data access.

## Bus Expansion Control

The external bus interface of the SAB 80C517 consists of an 8-bit data bus (port 0), a 16-bit address bus (port 0 and port 2 ) and five control lines. The address latch enable signal (ALE) is used to demultiplex address and data of port 0 . The program memory is accessed by the program store enable signal ( $\overline{P S E N}$ ) twice a machine cycle. A separate external access line ( $\overline{\mathrm{EA}}$ ) is used to inform the controller while executing out of the lower 8 Kbyte of the program memory, whether to operate out of the internal or external program memory. The read or write strobe ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) is used for accessing the external data memory.

## Peripheral Control

All on-chip peripheral components - I/O ports, serial interfaces, timers, compare/capture registers, the interrupt controller and the A/D converter - are handled and controlled by the so-called special function registers. These registers constitute the easy-to-handle interface with the peripherals. This peripheral control concept, as implemented in the SAB 8051, provides the high flexibility for further expansion as done in the SAB 80C517.

Moreover some of the special function registers, like accumulator, Bregister, program status word (PSW), stack pointer (SP) and the data pointers (DPTR) are used by the CPU and maintain the machine status.

## 3 Central Processing Unit

### 3.1 General Description

The CPU (Central Processing Unit) of the SAB 80C517 consists of the instruction decoder, the arithmetic section and the program control section. Each program instruction is decoded by the instruction decoder. This unit generates the internal signals controlling the functions of the individual units within the CPU. They have an effect on the source and destination of data transfers, and control the ALU processing.

The arithmetic section of the processor performs extensive data manipulation and is comprised of the arithmetic/logic unit (ALU), an A register, B register and PSW register. The ALU accepts 8 -bit data words from one or two sources and generates an 8 -bit result under the control of the instruction decoder. The ALU performs the arithmetic operations add, subtract, multiply, divide, increment, decrement, BCD-decimal-add-adjust and compare, and the logic operations AND, OR, Exclusive OR, complement and rotate (right, left or swap nibble (left four)). Also included is a Boolean processor performing the bit operations of set, clear, complement, jump-if-not-set, jump-if-set-andclear and move to/from carry. Between any addressable bit (or its complement) and the carry flag, it can perform the bit operations of logical AND or logical OR with the result returned to the carry flag. The A, B and PSW registers are described in section 4.4.
The program control section controls the sequence in which the instructions stored in program memory are executed. The 16-bit program counter (PC) holds the address of the next instruction to be executed. The PC is manipulated by the control transfer instructions listed in the chapter "Instruction Set". The conditional branch logic enables internal and external events to the processor to cause a change in the program execution sequence.

### 3.2 CPU Timing

A machine cycle consists of 6 states ( 12 oscillator periods). Each state is divided into a phase 1 half, during which the phase 1 clock is active, and a phase 2 half, during which the phase 2 clock is active. Thus, a machine cycle consists of 12 oscillator periods, numbered S1P1 (state 1, phase 1) through S6P2 (state 6, phase 2). Each state lasts for two oscillator periods. Typically, arithmetic and logical operations take place during phase 1 and internal register-to-register transfers take place during phase 2.
The diagrams in figure 3-1 show the fetch/execute timing related to the internal states and phases. Since these internal clock signals are not user-accessible, the XTAL2 oscillator signals and the ALE (address latch enable) signal are shown for external reference. ALE is normally activated twice during each machine cycle: once during S1P2 and S2P1, and again during S4P2 and S5P1.
Execution of a one-cycle instruction begins at S1P2, when the op-code is latched into the instruction register. If it is a two-byte instruction, the second is read during S4 of the same machine cycle. If it is a one-byte instruction, there is still a fetch at S4, but the byte read (which would be the next opcode) is ignored, and the program counter is not incremented. In any case, execution is completed at the end of S6P2.

Figures 3-1 a) and b) show the timing of a 1-byte, 1-cycle instruction and for a 2-byte, 1-cycle instruction.

Most SAB 80C517 instructions are executed in one cycle. MUL (multiply) and DIV (divide) are the only instructions that take more than two cycles to complete; they take four cycles. Normally two code bytes are fetched from the program memory during every machine cycle. The only exception to this is when a MOVX instruction is executed. MOVX is a one-byte, 2-cycle instruction that accesses external data memory. During a MOVX, the two fetches in the second cycle are skipped while the external data memory is being addressed and strobed. Figures 3-1 c) and d) show the timing for a normal 1-byte, 2-cycle instruction and for a MOVX instruction.


Figure 3-1

## Fetch/Execute Sequence

## 4 Memory Organization

The SAB 80C517 CPU manipulates operands in the following four address spaces:

- up to 64 Kbyte of program memory
- up to 64 Kbyte of external data memory
- 256 bytes of internal data memory
- a 128-byte special function register area


### 4.1 Program Memory

The program memory of the SAB 80 C 517 consists of an internal and an external memory portion (see figure 4-1). 8 Kbytes of program memory may reside on-chip (SAB 80C517 only), while the SAB 80C537 has no internal ROM. The program memory can be externally expanded up to 64 Kbyte. If the EA pin is held high, the SAB 80C517 executes out of the internal program memory unless the address exceeds $1 \mathrm{FFF}_{\mathrm{H}}$. Locations $2000_{\mathrm{H}}$ through $0 F F F F_{\mathrm{H}}$ are then fetched from the external program memory. If the EA pin is held low, the SAB 80 C 517 fetches all instructions from the external program memory. Since the SAB 80C537 has no internal program memory, pin EA must be tied low when using this device. In either case, the 16-bit program counter is the addressing mechanism.

Locations $03_{\mathrm{H}}$ through $93_{\mathrm{H}}$ in the program memory are used by interrupt service routines.

### 4.2 Data Memory

The data memory address space consists of an internal and an external memory portion.

## Internal Data Memory

The internal data memory address space is divided into three physically separate and distinct blocks: the lower 128 byte of RAM, the upper RAM area, and the 128-byte special function register (SFR) area (see figure 4-2). While the latter SFR area and the upper RAM area share the same address locations, they must be accessed through different addressing modes. The map in figure 4-2 and the following table show the addressing modes used for the different RAM/SFR spaces.

| Address Space | Locations | Addressing Mode |
| :--- | :--- | :--- |
| Lower 128 bytes of RAM | $00_{H}$ to $7 \mathrm{~F}_{\mathrm{H}}$ | direct/indirect |
| Upper 128 bytes of RAM | $80_{\mathrm{H}}$ to $0 \mathrm{FF}_{\mathrm{H}}$ | indirect |
| Special function registers | $80_{\mathrm{H}}$ to $0 \mathrm{FF}_{\mathrm{H}}$ | direct |

For details about the addressing modes see chapter 9.1.


Figure 4-1
Program Memory Address Space
The lower 128 bytes of the internal RAM are again grouped in three address spaces (see figure 4-3):

1) A general purpose register area occupies locations 0 trough $1 \mathrm{~F}_{\mathrm{H}}$ (see also section 4.3).
2) The next 16 bytes, locations $20_{H}$ through $2 \mathrm{~F}_{\mathrm{H}}$, contain 128 directly addressable bits.
(Programming information: These bits can be referred to in two ways, both of which are acceptable for the ASM51. One way is to refer to their addresses, i.e. 0 to $7 \mathrm{~F}_{\mathrm{H}}$. The other way is with reference to bytes $20_{\mathrm{H}}$ to $2 \mathrm{~F}_{\mathrm{H}}$. Thus bits 0 to 7 can also be referred to as bits 20.0-20.7, and bits $8-0 F_{H}$ are the same as 21.0-21.7 and so on. Each of the 16 bytes in this segment may also be addressed as a byte.)
3) Locations $30_{\mathrm{H}}$ to $7 \mathrm{~F}_{\mathrm{H}}$ can be used as a scratch pad area.

Using the stack pointer (SP) - a special function register described in section 4.4 - the stack can be located anywhere in the whole internal data memory address space. The stack depth is limited only by the internal RAM available ( 256 byte maximum). However, pay attention to the fact that the stack is not overwritten by other data, and vice versa.

## External Data Memory

Figure 4-2 and 4-3 contain memory maps which illustrate the internal/external data memory. To address data memory external to the chip, the "MOVX" instructions in combination with a 16-bit datapointer or an 8-bit general purpose register are used. Refer to chapter 9 (Instruction Set) or 5 (External Bus Interface) for detailed descriptions of these operations. A maximum of 64 Kbytes of external data memory can be accessed by instructions using a 16-bit address.
The datapointer structure in the SAB 80C517 deserves special attention, since it consists of eight 16 -bit registers which can be alternatively selected as datapointers. See section 4.4 and chapter 5 for further details.


Figure 4-2
Data Memory / SFR Address Spaces


Figure 4-3
Mapping of the Lower Portion of the Internal Data Memory

### 4.3 General Purpose Registers

The lower 32 locations of the internal RAM are assigned to four banks with eight general purpose registers (GPRs) each. Only one of these banks may be enabled at a time. Two bits in the program status word, PSW. 3 and PSW.4, select the active register bank (see description of the PSW). This allows fast context switching, which is useful when entering subroutines or interrupt service routines. ASM51 and the device SAB 80C517 default to register bank 0.

The 8 general purpose registers of the selected register bank may be accessed by register addressing. With register addressing the instruction of code indicates which register is to be used. For indirect addressing R0 and R1 are used as pointer or index register to address internal or external memory (e.g. MOV @RO).
Reset initializes the stack pointer to location $07_{\mathrm{H}}$ and increments it once to start from location $08_{\mathrm{H}}$ which is also the first register ( R 0 ) of register bank 1 . Thus, if one is going to use more than one register bank, the SP should be initialized to a different location of the RAM which is not used for data storage.

### 4.4 Special Function Registers

The special function register (SFR) area has two important functions. Firstly, all CPU registers except the program counter and the four register banks reside here. The CPU registers are the arithmetic registers like A, B, PSW and pointers like SP, DPHx and DPLx.

Secondly, a number of registers constitute the interface between the CPU and all on-chip peripherals. That means, all control and data transfers from and to the peripherals use this register interface exclusively.
The special function register area is located in the address space above the internal RAM from addresses $80_{\mathrm{H}}$ to $\mathrm{FF}_{\mathrm{H}}$. All 81 special function registers of the SAB 80 C 517 reside here.
Sixteen SFRs, that are located on addresses dividable by eight, are bit-addressable, thus allowing 128 bit-addressable locations within the SFR area.

Since the SFR area is memory mapped, access to the special function registers is as easy as with the internal RAM, and they may be processed with most instructions. In addition, if the special functions are not used, some of them may be used as general scratch pad registers. Note, however, all SFRs can be accessed by direct addressing only.

The special function registers are listed in the following tables where they are organized in functional groups which refer to the functional blocks of the SAB 80C517. Block names and symbols are listed in alphabetical order. Bit addressable special function registers are marked with a dot in the fifth column. Special function registers with bits belonging to more then one functional block are marked with an asterisk at the symbol name.

Special Function Registers of the SAB 80C517

| Block | Symbol | Name | Address | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| CPU | ACC <br> B <br> DPH <br> DPL <br> DPSEL <br> PSW <br> SP | Accumulator <br> B-Register <br> Data Pointer, High Byte <br> Data Pointer, Low Byte <br> Data Pointer Select Register <br> Program Status Word Register <br> Stack Pointer | $\begin{aligned} & \hline \mathbf{0 E O}_{\mathbf{H}}{ }^{1)} \\ & \mathbf{0 F 0} \mathbf{H}^{1)} \\ & 83_{H} \\ & 82_{H} \\ & 92_{H} \\ & \mathbf{0 D 0 _ { H }}{ }^{1)} \\ & 81_{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & 00_{\mathrm{H}} \\ & \mathbf{0 0} \mathrm{H} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & \mathrm{XXXX} \cdot \mathrm{XOOO}_{\mathrm{B}}{ }^{3)} \\ & \mathbf{0 0} \mathbf{0}_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & \hline \end{aligned}$ |
| A/DConverter | ADCONO <br> ADCON1 <br> ADDAT <br> DAPR | A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register D/A Converter Program Register | $\begin{array}{\|l\|} \hline \text { OD8 }_{H}{ }^{1)} \\ \text { oDC }_{H} \\ \text { oD9 }_{H} \\ \text { oDA }_{H} \\ \hline \end{array}$ | $\begin{aligned} & \hline 00_{\mathrm{H}} \\ & \mathrm{XXXX} .0000_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & \hline \end{aligned}$ |
| Interrupt System | IENO <br> CTCON ${ }^{2)}$ <br> IEN1 <br> IEN2 <br> IP0 <br> IP1 <br> IRCON <br> TCON ${ }^{2)}$ <br> T2CON ${ }^{2)}$ | Interrupt Enable Register 0 Com. Timer Control Register Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register |  | $\begin{aligned} & \mathbf{0 0} \mathrm{H} \\ & 0 \mathrm{XXX} .0000_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \\ & \mathrm{XXXX} .00 \mathrm{XO}_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \\ & \mathrm{XX00.0000}_{B}{ }^{3)} \\ & \mathbf{0 0}{ }_{\mathrm{H}} \\ & \mathbf{0 0} \mathrm{H} \\ & \mathbf{0 0} \mathrm{H} \end{aligned}$ |
| MUL/DIV <br> Unit | ARCON <br> MDO <br> MD1 <br> MD2 <br> MD3 <br> MD4 <br> MD5 | Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division Register 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5 | $\begin{aligned} & 0 E F_{H} \\ & 0 E 9_{H} \\ & 0 E A_{H} \\ & 0 E B_{H} \\ & 0 E C_{H} \\ & 0 E D_{H} \\ & 0 E E_{H} \end{aligned}$ | $\begin{aligned} & 0 X_{X X} X X X X_{B}{ }^{3)} \\ & X X_{H^{3)}} \\ & X X_{H^{3)}} \\ & X_{H^{3)}} \\ & X_{H^{3)}} \\ & X_{X^{3)}} \\ & X_{H^{3)}} \end{aligned}$ |

1) Bit-addressable special function registers.
2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
3) $X$ means that the value is indeterminate.

Special Function Registers of the SAB 80C517 (cont'd)

| Block | Symbol | Name | Address | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| Compare/ <br> Capture <br> Unit <br> (CCU) | CCEN | Compare/Capture Enable Register | ${ }^{0 C 1}{ }^{\text {H }}$ | ${ }^{00} \mathrm{H}$ |
|  | CC4EN | Compare/Capture 4 Enable Register | $0^{0 C 9} \mathrm{H}$ | X000.0000 ${ }^{3)}$ |
|  | CCH1 | Compare/Capture Register 1, High Byte | ${ }^{0} \mathrm{C} 3 \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CCH2 | Compare/Capture Register 2, High Byte | ${ }^{0} \mathrm{C} 5 \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CCH3 | Compare/Capture Register 3, High Byte | ${ }^{0} \mathrm{Cl}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CCH4 | Compare/Capture Register 4, High Byte | ${ }^{0} \mathrm{CF}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CCL1 | Compare/Capture Register 1, Low Byte | ${ }^{0} \mathrm{C} 2 \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CCL2 | Compare/Capture Register 2, Low Byte | ${ }^{0} \mathrm{C} 4 \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CCL3 | Compare/Capture Register 3, Low Byte | $0^{0} 66_{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CCL4 | Compare/Capture Register 4, Low Byte | ${ }^{0} \mathrm{CE}_{\mathrm{H}}$ | ${ }^{00} \mathrm{H}$ |
|  | CMEN | Compare Enable Register | ${ }^{076}{ }^{\text {H }}$ | $0^{00} \mathrm{H}$ |
|  | CMH0 | Compare Register 0, High Byte | $0^{0 D 3} \mathrm{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CMH1 | Compare Register 1, High Byte | 0D5 H | $0^{00} \mathrm{H}$ |
|  | CMH2 | Compare Register 2, High Byte | $0^{0 D 7}{ }^{\text {H }}$ | $0^{00} \mathrm{H}$ |
|  | CMH3 | Compare Register 3, High Byte | 0 E 3 H | ${ }^{00} \mathrm{H}$ |
|  | CMH4 | Compare Register 4, High Byte | $0^{0 E 5} \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CMH5 | Compare Register 5, High Byte | $0^{0 E 7} \mathrm{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CMH6 | Compare Register 6, High Byte | ${ }^{0} \mathrm{~F}_{3} \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CMH7 | Compare Register 7, High Byte | $0^{05} 5 \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CMLO | Compare Register 0, Low Byte | 0D2 ${ }^{\text {H }}$ | ${ }^{00} \mathrm{H}$ |
|  | CML1 | Compare Register 1, Low Byte | 0D4 H | $0^{00} \mathrm{H}$ |
|  | CML2 | Compare Register 2, Low Byte | 0D6 H | ${ }^{00} \mathrm{H}$ |
|  | CML3 | Compare Register 3, Low Byte | 0 E 2 H | ${ }^{00} \mathrm{H}$ |
|  | CML4 | Compare Register 4, Low Byte | 0E4H |  |
|  | CML5 | Compare Register 5, Low Byte | ${ }^{0 E 6} 6^{\text {H }}$ | ${ }^{00} \mathrm{H}$ |
|  | CML6 | Compare Register 6, Low Byte | $0^{05} 2 \mathrm{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CML7 | Compare Register 7, Low Byte | ${ }^{05} 4 \mathrm{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CMSEL | Compare Input Select | $0^{0 F 7} \mathrm{H}$ | ${ }^{00} \mathrm{H}$ |
|  | CRCH | Com./Rel./Capt. Register, High Byte | ${ }^{0} \mathrm{CB}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CRCL | Com./Rel./Capt. Register, Low Byte | ${ }^{0} \mathrm{CA}_{\mathrm{H}}$ | ${ }^{00} \mathrm{H}$ |
|  | CTCON | Com. Timer Control Register | $0^{0 E 1} \mathrm{H}$ | $0 \times X X .0000{ }^{\text {B }}{ }^{3)}$ |
|  | CTRELH | Com. Timer Rel. Register, High Byte | $\mathrm{ODF}_{\mathrm{H}}$ | ${ }^{00} \mathrm{H}$ |
|  | CTRELL | Com. Timer Rel. Register, Low Byte | ${ }^{0 D E} E_{H}$ | ${ }^{00} \mathrm{H}$ |
|  | TH2 | Timer 2, High Byte | $\mathrm{OCDH}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | TL2 | Timer 2, Low Byte | ${ }^{0} C_{H}$ | $00_{\mathrm{H}}$ |
|  | T2CON | Timer 2 Control Register | $\mathrm{OC}_{3}{ }^{\text {1) }}$ | ${ }^{00} \mathrm{H}$ |

[^0]Special Function Registers of the SAB 80 C517 (cont'd)

| Block | Symbol | Name | Address | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| Ports | $\begin{aligned} & \hline \text { P0 } \\ & \text { P1 } \\ & \text { P2 } \\ & \text { P3 } \\ & \text { P4 } \\ & \text { P5 } \\ & \text { P6 } \\ & \text { P7 } \\ & \text { P8 } \end{aligned}$ | Port 0 <br> Port 1 <br> Port 2 <br> Port 3 <br> Port 4 <br> Port 5 <br> Port 6 <br> Port 7, Analog/Digital Input <br> Port 8, Analog/Digital Input, 4Bit | ${ }^{80} \mathrm{H}$ <br> ${ }^{90} \mathrm{H}$ $\mathrm{OAO}_{\mathrm{H}}{ }^{1)}$ ${ }^{0 B 0} H_{H}$ 0E8 ${ }^{11}$ 0F8H ${ }^{11}$ ${ }^{0} \mathrm{FA}_{\mathrm{H}}$ ${ }^{0 D D B H_{H}}$ 0DD ${ }_{H}$ | $\begin{aligned} & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathbf{H}} \\ & \mathrm{FF}_{\mathrm{H}} \\ & X X_{H}^{3)} \\ & X X_{H^{3)}} \end{aligned}$ |
| Pow. Sav.M | PCON | Power Control Register | $8^{87}$ | ${ }^{00} \mathrm{H}$ |
| Serial Channels | ADCONO ${ }^{2)}$ <br> PCON ${ }^{2)}$ <br> SOBUF <br> SOCON <br> SORELL4) <br> SORELH ${ }^{4)}$ <br> S1BUF <br> S1CON <br> S1REL <br> S1RELH ${ }^{4)}$ | A/D Converter Control Register <br> Power Control Register <br> Serial Channel 0, Buffer Register <br> Serial Channel 0 Control Register <br> Serial Channel 0, Reload Reg., low byte <br> Serial Channel 0, Reload Reg., high byte <br> Serial Channel 1, Buffer Register <br> Serial Channel 1, Control Register <br> Serial Channel 1, Reload Register <br> Serial Channel 1, Reload Reg., high byte | $\begin{aligned} & 0 \mathrm{DB}_{\mathrm{H}^{1)}} \\ & 87_{\mathrm{H}} \\ & 99_{\mathrm{H}} \\ & 98 \mathrm{H}^{1)} \\ & 0 \mathrm{AA}_{\mathrm{H}} \\ & 0 \mathrm{BA}_{\mathrm{H}} \\ & 9 \mathrm{C}_{\mathrm{H}} \\ & 9 \mathrm{~B}_{\mathrm{H}} \\ & 9 \mathrm{D}_{\mathrm{H}} \\ & \mathrm{OBB}_{\mathrm{H}} \\ & \hline \end{aligned}$ |  |
| Timer0/ Timer1 | $\begin{aligned} & \hline \text { TCON } \\ & \text { TH0 } \\ & \text { TH1 } \\ & \text { TL0 } \\ & \text { TL1 } \\ & \text { TMOD } \end{aligned}$ | Timer Control Register <br> Timer 0, High Byte <br> Timer 1, High Byte <br> Timer 0, Low Byte <br> Timer 1, Low Byte <br> Timer Mode Register | $\begin{aligned} & 88_{H}{ }^{1)} \\ & 8 \mathrm{C}_{\mathrm{H}} \\ & 8 \mathrm{D}_{\mathrm{H}} \\ & 8 \mathrm{~A}_{\mathrm{H}} \\ & 8 \mathrm{~B}_{\mathrm{H}} \\ & 89_{\mathrm{H}} \end{aligned}$ |  |
| Watchdog | IENO ${ }^{2)}$ <br> IEN1 ${ }^{2)}$ <br> IPO ${ }^{2)}$ <br> IP1 ${ }^{\text {2) }}$ <br> WDTREL | Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Register |  | $\begin{aligned} & \hline 00_{\mathrm{H}} \\ & \mathbf{0 0} \mathrm{H} \\ & 00_{\mathrm{H}} \\ & \mathrm{XX00.0000}_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \\ & \hline \end{aligned}$ |

1) Bit-addressable special function registers.
2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
3) $X$ means that the value is indeterminate.
4) These registers are available in the CA step and later steps.

The following paragraphs give a general overview of the special function registers and refer to sections where a more detailed description can be found.

## Accumulator, SFR Address $\mathbf{0 E O}_{\mathbf{H}}$

ACC is the symbol for the accumulator register. The mnemonics for accumulator-specific instructions, however, refer to the accumulator simply as A.

## Program Status Word Register (PSW), SFR Address 0D0 ${ }_{H}$



The PSW register contains program status information.

| Bit |  |  | Function |
| :---: | :---: | :---: | :---: |
| CY |  |  | Carry Flag |
| AC |  |  | Auxiliary carry flag (for BCD operations) |
| F0 |  |  | General purpose user flag 0 |
| RS1 |  | RS0 | Register bank select control bits |
| 0 |  | 0 | Bank 0 selected, data address $00 \mathrm{H}^{-07} \mathrm{H}$ |
| 0 |  | 1 | Bank 1 selected, data address $08 \mathrm{H}^{-} 0 \mathrm{~F}_{\mathrm{H}}$ |
| 1 |  | 0 | Bank 2 selected, data address $10 \mathrm{H}^{-17} \mathrm{H}$ |
| 1 |  | 1 | Bank 3 selected, data address $18 \mathrm{H}^{-1} \mathrm{~F}_{\mathrm{H}}$ |
| OV |  |  | Overflow flag |
| F1 |  |  | General purpose user flag 1 |
| P |  |  | Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity. |

## B Register, SFR Address $\mathbf{0 F O}_{\mathbf{H}}$

The B register is used during multiply and divide and serves as both source and destination. For other instructions it can be treated as another scratch pad register.

## Stack Pointer, SFR Address $\mathbf{0 8 1}_{\mathbf{H}}$

The stack pointer (SP) register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions and decremented after data is popped during a POP and RET (RETI) execution, i.e. it always points to the last valid stack byte. While the stack may reside anywhere in on-chip RAM, the stack pointer is initialized to $07_{\mathrm{H}}$ after a reset. This causes the stack to begin at location $08_{\mathrm{H}}$ above register bank zero. The SP can be read or written under software control.

## Datapointer, SFR Address $\mathbf{0 8 2}_{\mathrm{H}}$ and $\mathbf{0 8 3}_{\mathrm{H}}$ Datapointer Select Register, SFR Address $\mathbf{0 9 2}_{\mathbf{H}}$

As a functional enhancement to standard 8051 controllers, the SAB 80 C 517 contains eight 16 -bit registers which can be used as datapointers. To be compatible with 8051 architecture, the instruction set uses just one of these datapointers at a time. The selection of the actual datapointer is done in special function register DPSEL (datapointer select register, address 92 H ).
Each 16-bit datapointer (DPTRx) register is a concatenation of registers DPHx (data pointer's high order byte) and DPLx (data pointer's low order byte). These pointers are used in register-indirect addressing to move program memory constants and external data memory variables, as well as to branch within the 64-Kbyte program memory address space.
Since the datapointers are mainly used to access the external world, they are described in more detail in section 5.2.

## Ports 0 to 8

P0 to P8 are the SFR latches to port 0 to 8, respectively. The port SFRs 0 to 5 are bit-addressable. Ports 0 to 6 are 8 -bit I/O ports (that is in total 56 I/O lines) which may be used as general purpose ports and which provide alternate output functions dedicated to the on-chip peripherals of the SAB 80C517.

Port 7 (8-bit) and port 8 (4-bit) are general purpose input ports and have no internal latch. That means, these port lines are used for the 12 multiplexed input lines of the A/D converter but can also be used as digital inputs. P7/P8 are the associated SFRs when the digital value is to be read by the CPU. Both ports can be read only. You can find more about the ports in section 7.1 (parallel I/O).

## Peripheral Control, Data and Status Registers

Most of the special function registers are used as control, status and data registers to handle the on-chip peripherals.
In the special function register table the register names are organized in groups and each of these groups refer to one peripheral unit. More details on how to program these registers are given in the descriptions of the following peripheral units:

| Unit | Symbol | Section |
| :--- | :--- | :--- |
| Ports | - | 7.1 |
| Serial channels | - | 7.2 |
| Timer 0/1 | - | 7.3 |
| A/D converter | ADC | 7.4 |
| Compare/capture unit | CCU | 7.5 |
| Arithmetic unit (MUL/DIV unit) | MDU | 7.6 |
| Power saving control unit | - | 7.7 |
| Watchdog unit | WDT/OWD | 7.8 |
| Interrupt system | - | 8 |

## 5

External Bus Interface
The SAB 80 C 517 allows for external memory expansion. To accomplish this, the external bus interface common to most 8051-based controllers is employed.

To speed up external bus accesses, the SAB 80C517 contains eight 16-bit registers used as datapointers. This enhancement to the 8051 architecture is described in section 5.2.

### 5.1 Accessing External Memory

It is possible to distinguish between accesses to external program memory and external data memory or other peripheral components respectively. This distinction is made by hardware: Accesses to external program memory use the signal PSEN (program store enable) as a read strobe. Accesses to external data memory use RD and WR to strobe the memory (alternate functions of P3.7 and P3.6, see section 7.1.). Port 0 and port 2 (with exceptions) are used to provide data and address signals. In this section only the port 0 and port 2 functions relevant to external memory accesses are described (for further details see chapter 7.1).
Fetches from external program memory always use a 16-bit address. Accesses to external data memory can use either a 16-bit address (MOVX @DPTR) or an 8-bit address (MOVX @Ri).

## Role of P0 and P2 as Data/Address Bus

When used for accessing external memory, port 0 provides the data byte time-multiplexed with the low byte of the address. In this state, port 0 is disconnected from its own port latch, and the address/ data signal drives both FETs in the port 0 output buffers. Thus, in this application, the port 0 pins are not open-drain outputs and do not require external pullup resistors.

During any access to external memory, the CPU writes $0 \mathrm{FF}_{\mathrm{H}}$ to the port 0 latch (the special function register), thus obliterating whatever information the port 0 SFR may have been holding.

Whenever a 16-bit address is used, the high byte of the address comes out on port 2, where it is held for the duration of the read or write cycle. During this time, the port 2 lines are disconnected from the port 2 latch (the special function register).
Thus the port 2 latch does not have to contain 1s, and the contents of the port 2 SFR are not modified.

If an 8 -bit address is used (MOVX @Ri), the contents of the port 2 SFR remain at the port 2 pins throughout the external memory cycle. This will facilitate paging. It should be noted that, if a port 2 pin outputs an address bit that is a 1 , strong pullups will be used for the entire read/write cycle and not only for two oscillator periods.

## Timing

The timing of the external bus interface, in particular the relationship between the control signals ALE, PSEN, RD/WR and information on port 0 and port 2, is illustrated in figure 5-2 a) and b).
Data memory: In a write cycle, the data byte to be written appears on port 0 just before $\overline{W R}$ is activated, and remains there until after WR is deactivated. In a read cycle, the incoming byte is accepted at port 0 before the read strobe is deactivated.

Program memory: Signal PSEN functions as a read strobe. For further information see section 5.3.

## External Program Memory Access

The external program memory is accessed under two conditions:

- whenever signal EA is active; or
- whenever the program counter (PC) contains a number that is larger than $01 \mathrm{FFF}_{\mathrm{H}}$

This requires the ROMless version SAB 80C537 to have EA wired low to allow the lower 8 K program bytes to be fetched from external memory.
When the CPU is executing out of external program memory, all 8 bits of port 2 are dedicated to an output function and may not be used for general-purpose I/O. The contents of the port 2 SFR however is not affected. During external program memory fetches port 2 lines output the high byte of the PC, and during accesses to external data memory they output either DPH or the port 2 SFR (depending on whether the external data memory access is a MOVX @DPTR or a MOVX @Ri).

Since the SAB 80C537 has no internal program memory, accesses to program memory are always external, and port 2 is at all times dedicated to output the high-order address byte. This means that port 0 and port 2 of the SAB 80C537 can never be used as general-purpose I/O. This also applies to the SAB 80C517 when it is operated with only an external program memory.

### 5.2 Eight Datapointers for Faster External Bus Access

## The Importance of Additional Datapointers

The standard 8051 architecture provides just one 16-bit pointer for indirect addressing of external devices (memories, peripherals, latches, etc.). Except for a 16-bit "move immediate" to this datapointer and an increment instruction, any other pointer handling is to be done byte by byte. For complex applications with numerous external peripherals or extended data storage capacity this turned out to be a "bottle neck" for the 8051's communication to the external world. Especially programming in high-level languages (PLM51, "C", PASCAL51) requires extended RAM capacity and at the same time a fast access to this additional RAM because of the reduced code efficiency of these languages.

## How the Eight Datapointers of the SAB 80C517 are Realized

Simply adding more datapointers is not suitable because of the need to keep up $100 \%$ compatibility to the 8051 instruction set. This instruction set, however, allows the handling of only one single 16bit datapointer (DPTR, consisting of the two 8-bit SFRs DPH and DPL).
To meet both of the above requirements (speed up external accesses, $100 \%$ compatibility to 8051 architecture) the SAB 80C517 contains a set of eight 16-bit registers from which the actual datapointer can be selected.
This means that the user's program may keep up to eight 16 -bit addresses resident in these registers, but only one register at a time is selected to be the datapointer. Thus the datapointer in turn is accessed (or selected) via indirect addressing. This indirect addressing is done through a special function register called DPSEL (data pointer select register). All instructions of the SAB 80C517 which handle the datapointer therefore affect only one of the eight pointers which is addressed by DPSEL at that very moment.
Figure 5-1 illustrates the addressing mechanism: a 3-bit field in register DPSEL points to the currently used DPTRx. Any standard 8051 instruction (e.g. MOVX @DPTR, A - transfer a byte from accumulator to an external location addressed by DPTR) now uses this activated DPTRx.


Figure 5-1
Accessing of External Data Memory via Multiple Datapointers

## Advantages of Multiple Datapointers

Using the above addressing mechanism for external data memory results in less code and faster execution of external accesses. Whenever the contents of the datapointer must be altered between two or more 16-bit addresses, one single instruction, which selects a new datapointer, does this job. If the program uses just one datapointer, then it has to save the old value (with two 8-bit instructions) and load the new address, byte by byte. This not only takes more time, it also requires additional space in the internal RAM.

## Application Example and Performance Analysis

The following example shall demonstrate the involvement of multiple data pointers in a table transfer from the code memory to external data memory.

Start address of ROM source table:
Start address of table in external RAM:

1FFF $_{\mathrm{H}}$
$2 \mathrm{FAO}_{\mathrm{H}}$

1) Using only One Datapointer (Code for an 8051)

## Initialization Routine

| Action | Code |
| :--- | :--- |
| Initialize shadow_variables with source_pointer | MOV LOW(SRC_PTR), \#OFFH <br> MOV HIGH(SRC_PTR), \#1FH |
| Initialize shadow_variables with | MOV LOW(DES_PTR), \#OAOH <br> destination_pointer |

Table Look-up Routine under Real Time Conditions

| Action | Code | Machine <br> Cycles |
| :--- | :--- | :--- |
| Save old datapointer | PUSH DPL | 2 |
|  | PUSH DPH | 2 |
| Load Source Pointer | MOV DPL, LOW(SRC_PTR) |  |
|  | MOV DPH, HIGH(SRC_PTR) | 2 |
| Increment and check for end of table | INC DPTR | 2 |
| (execution time not relevant for this <br> consideration) | CJNE... | - |
| Fetch source data byte from ROM table | MOVC A,@DPTR | - |
| Save source_pointer and load | MOV LOW(SRC_PTR), DPL | - |
| destination_pointer | MOV HIGH(SRC_PTR), DPH | 2 |
| MOV DPL, LOW_(DES_PTR) | 2 |  |
| Increment destination_pointer (ex. time not | INC DPTR | 2 |
| relevant) |  | 2 |
| Transfer byte to destination address | MOVX @DPTR, A | - |
| Save destination_pointer | MOV LOW(DES_PTR), DPL | 2 |
| Restore old datapointer | MOV HIGH(DES_PTR),DPH | 2 |
| Total execution time (machine cycles) | - | 2 |

## 2) Using Two Datapointers (Code for an SAB 80C517)

## Initialization Routine

| Action | Code |
| :--- | :--- |
| Initialize DPTR6 with source pointer | MOV DPSEL, \#06H <br>  <br> MOV DPTR, \#1FFFH |
| Initialize DPTR7 with destination pointer | MOV DPSEL, \#07H <br> MOV DPTR, \#2FA0H |

Table Look-up Routine under Real Time Conditions

| Action | Code | Machine <br> Cycles |
| :--- | :--- | :--- |
| Save old source pointer | PUSH DPSEL | 2 |
| Load source pointer | MOV DPSEL, \#06H | 2 |
| Increment and check for end of table <br> (execution time not relevant for this <br> consideration) | INC DPTR <br> CJNE.. <br> $\ldots$ | - |
| Fetch source data byte from ROM table | MOVC A,@DPTR | - |
| Save source_pointer and load <br> destination_pointer | MOV DPSEL, \#07H | 2 |
| Transfer byte to destination address | MOVX @DPTR, A | 2 |
| Save destination pointer and restore old <br> datapointer | POP DPSEL | 2 |
| Total execution time (machine cycles) | - | 2 |

The above example shows that utilization of the SAB 80C517's multiple datapointers can make external bus accesses two times as fast as with a standard 8051 or 8051 derivative. Here, four data variables in the internal RAM and two additional stack bytes were spared, too. This means for some applications where all eight datapointers are employed that an SAB 80C517 program has up to 24 byte ( 16 variables and 8 stack bytes) of the internal RAM free for other use.

## 5.3 $\overline{\text { PSEN, Program Store Enable }}$

The read strobe for external fetches is PSEN. PSEN is not activated for internal fetches. When the CPU is accessing external program memory, PSEN is activated twice every cycle (except during a MOVX instruction) no matter whether or not the byte fetched is actually needed for the current instruction. When PSEN is activated its timing is not the same as for RD. A complete RD cycle, including activation and deactivation of ALE and RD, takes 12 osillator periods. A complete PSEN cycle, including activation and deactivation of ALE and PSEN takes 6 oscillator periods. The execution sequence for these two types of read cycles is shown in figure 5-2 a) and b).

### 5.4 ALE, Address Latch Enable

The main function of ALE is to provide a properly timed signal to latch the low byte of an address from P0 into an external latch during fetches from external memory. The address byte is valid at the negative transition of ALE. For that purpose, ALE is activated twice every machine cycle. This activation takes place even if the cycle involves no external fetch. The only time no ALE pulse comes out is during an access to external data memory when RD/WR signals are active. The first ALE of the second cycle of a MOVX instruction is missing (see figure 5-2 b) ). Consequently, in any system that does not use data memory, ALE is activated at a constant rate of $1 / 6$ of the oscillator frequency and can be used for external clocking or timing purposes.

### 5.5 Overlapping External Data and Program Memory Spaces

In some applications it is desirable to execute a program from the same physical memory that is used for storing data. In the SAB 80C517, the external program and data memory spaces can be combined by AND-ing PSEN and RD. A positive logic AND of these two signals produces an active low read strobe that can be used for the combined physical memory. Since the PSEN cycle is faster than the RD cycle, the external memory needs to be fast enough to adapt to the PSEN cycle.


Figure 5-2 a) and b)

## External Program Memory Execution

### 6.1 Hardware Reset and Power-Up Reset

### 6.1.1 Reset Function and Circuitries

The hardware reset function incorporated in the SAB 80 C 517 allows for an easy automatic start-up at a minimum of additional hardware and forces the controller to a predefined default state. The hardware reset function can also be used during normal operation in order to restart the device. This is particularly done when the power-down mode (see section 7.7) is to be terminated.
Additionally to the hardware reset, which is applied externally to the SAB 80C517, there are two internal reset sources, the watchdog timer and the oscillator watchdog. They are described in detail in section 7.8 "Fail-Save Mechanisms". The chapter at hand only deals with the external hardware reset.

The reset input is an active low input at pin 10 (RESET). An internal Schmitt trigger is used at the input for noise rejection. Since the reset is synchronized internally, the RESET pin must be held low for at least two machine cycles ( 24 oscillator periods) while the oscillator is running. With the oscillator running the internal reset is executed during the second machine cycle in which RESET is low and is repeated every cycle until RESET goes high again.
During reset, pins ALE and PSEN are configured as inputs and should not be stimulated externally. (An external stimulation at these lines during reset activates several test modes which are reserved for test purposes. This in turn may cause unpredictable output operations at several port pins).

A pullup resistor is internally connected to $V_{\mathrm{CC}}$ to allow a power-up reset with an external capacitor only. An automatic reset can be obtained when $V_{\mathrm{Cc}}$ is applied by connecting the reset pin to $V_{\mathrm{SS}}$ via a capacitor as shown in figure 6-1 a) and c). After $V_{\mathrm{CC}}$ has been turned on, the capacitor must hold the voltage level at the reset pin for a specified time below the upper threshold of the Schmitt trigger to effect a complete reset.

The time required is the oscillator start-up time plus 2 machine cycles, which, under normal conditions, must be at least 10-20 ms for a crystal oscillator. This requirement is usually met using a capacitor of 4.7 to 10 microfarad. The same considerations apply if the reset signal is generated externally (figure 6-1 b). In each case it must be assured that the oscillator has started up properly and that at least two machine cycles have passed before the reset signal goes inactive.


Figure 6-1

## Reset Circuitries

A correct reset leaves the processor in a defined state. The program execution starts at location $0000_{\mathrm{H}}$. The default values of the special function registers (SFR) to which they are forced during reset are listed in table 6-1. After reset is internally accomplished the port latches of ports 0 to 6 default in $0 \mathrm{FF}_{\mathrm{H}}$. This leaves port 0 floating, since it is an open drain port when not used as data/ address bus. All other I/O port lines (ports 1 through 6) output a one (1). Ports 7 and 8, which are input-only ports, have no internal latch and therefore the contents of the special function registers P7 and P8 depend on the levels applied to ports 7 and 8.

The contents of the internal RAM of the SAB 80C517 is not affected by a reset. After power-up the contents is undefined, while it remains unchanged during a reset it the power supply is not turned off.

Table 6-1

| Register | Contents | Register | Contents |
| :---: | :---: | :---: | :---: |
| PC | $0^{0000} \mathrm{H}$ | IEN0, IEN1 | $0^{0} \mathrm{H}$ |
| ACC | $0^{00}$ | IEN2 | XXXX $00 \times 0_{B}$ |
| ADCON0 | $0^{00} \mathrm{H}$ | $\begin{array}{\|l\|} \hline \text { IP0 } \\ \text { IP1 } \end{array}$ | $\begin{aligned} & 00_{\mathrm{H}} \\ & \mathrm{XX00.0000}_{\mathrm{B}} \end{aligned}$ |
| ADCON1 | XXXX 0000 ${ }_{\text {B }}$ | IRCON | $0^{00} \mathrm{H}$ |
| ADDAT | $0^{00} \mathrm{H}$ | MD0-5 | XX ${ }_{\text {H }}$ |
| ARCON | $0 \times X X$ XXXX ${ }_{\text {B }}$ | P0-P6 | $\mathrm{OFF}_{\mathrm{H}}$ |
| B | $0^{00} \mathrm{H}$ | PCON | $0^{00} \mathrm{H}$ |
| CCL1-4 | $0^{00} \mathrm{H}$ | PSW | $0^{00} \mathrm{H}$ |
| CCH1-4 | $0^{00} \mathrm{H}$ | S0BUF, S1BUF | $0 X^{\text {H }}$ |
| CCEN | $0^{00} \mathrm{H}$ | SOCON | $0^{0}{ }_{H}$ |
| CC4EN | $0^{00} \mathrm{H}$ | S1CON | 0X00 0000 ${ }_{\text {B }}$ |
| CMEN | ${ }^{00} \mathrm{H}$ | S1REL | $0^{00} \mathrm{H}$ |
| CML0-7 | $0^{00} \mathrm{H}$ | SP | $0^{07} \mathrm{H}$ |
| CMH0-7 | ${ }^{00} \mathrm{H}$ | TCON | $0^{00} \mathrm{H}$ |
| CMSEL | $0^{00} \mathrm{H}$ | TLO, TH0 | $0^{0} \mathrm{H}$ |
| CRCL, CRCH | $0^{00} \mathrm{H}$ | TL1, TH1 | $0^{00} \mathrm{H}$ |
| CTCON | $0 \times X X 0000_{B}$ | TL2, TH2 | $0^{00} \mathrm{H}$ |
| CTRELL, CTRELH | $0^{00} \mathrm{H}$ | TMOD | $0^{00} \mathrm{H}$ |
| DAPR | ${ }^{00} \mathrm{H}$ | T2CON | $0^{00} \mathrm{H}$ |
| DPSEL | XXXX X000 ${ }_{\text {B }}$ | WDTREL | ${ }^{00} \mathrm{H}$ |
| DPTR0-7 | ${ }^{0000} \mathrm{H}$ | - | - |

### 6.1.2 Hardware Reset Timing

This section describes the timing of the hardware reset signal.
The input pin RESET is sampled once during each machine cycle. This happens in state 5 phase 2. Thus, the external reset signal is synchronized to the internal CPU timing. When the reset is found active (low level at pin 10) the internal reset procedure is started. It needs two complete machine cycles to put the complete device to its correct reset state, i.e. all special function registers contain their default values, the port latches contain 1's etc. Note that this reset procedure is not performed if there is no clock available at the device (This can be avoided using the oscillator watchdog, which provides an auxiliary clock for performing a correct reset without clock at the XTAL1 and XTAL2 pins. See section 7.8 for further details). The RESET signal must be active for at least two machine cycles; after this time the SAB 80C517 remains in its reset state as long as the signal is active. When the signal goes inactive this transition is recognized in the following state 5 phase 2 of the machine cycle. Then the processor starts its address output (when configured for external ROM) in the following state 5 phase 1 . One phase later (state 5 phase 2 ) the first falling edge at pin ALE occurs.

Figure 6-2 shows this timing for a configuration with $\overline{E A}=0$ (external program memory). Thus, between the release of the RESET signal and the first falling edge at ALE there is a time period of at least one machine cycle but less than two machine cycles.


Figure 6-2
CPU Timing after Reset

### 6.2 Reset Output Pin ( $\overline{\mathrm{RO}}$ )

As mentioned before the SAB 80C517 internally synchronizes an external reset signal at pin RESET in order to perform a reset procedure. Additionally, the SAB 80C517 provides several "failsave" mechanisms, e.g. watchdog timer and oscillator watchdog, which can internally generate a reset, too. Thus, it is often important to inform also the peripherals external to the chip that a reset is being performed and that the controller will soon start its program again.
For that purpose, the SAB 80C517 has a pin dedicated to output the internal reset request. This reset output ( RO ) at pin 82 shows the internal (and already synchronized) reset signal requested by any of the three possible sources in the SAB 80C517: external hardware reset, watchdog timer reset, oscillator watchdog reset. The duration of the active low signal of the reset output depends on the source which requests it. In the case of the external hardware reset it is the synchronized external reset signal at pin RESET. In the case of a watchdog timer reset or oscillator watchdog reset the RESET OUT signal takes at least two machine cycles, which is the minimal duration for a reset request allowed. For details - how the reset requests are OR-ed together and how long they last - see also chapter 7.8 "Fail-Save Mechanisms".

## $7 \quad$ On-Chip Peripheral Components

This chapter gives detailed information about all on-chip peripherals of the SAB 80C517 except for the integrated interrupt controller, which is described separately in chapter 8 . Sections 7.1 and 7.2 are associated with the general parallel and serial I/O facilities while the remaining sections describe the miscellaneous functions such as the timers, A/D converter, compare/capture unit, multiplication/division unit, power saving modes, "fail-save" mechanisms, oscillator and clock circuitries and system clock output.

### 7.1 Parallel I/O

### 7.1.1 Port Structures

## Digital I/O

The SAB 80C517 allows for digital I/O on 56 lines grouped into 7 bidirectional 8 -bit ports. Each port bit consists of a latch, an output driver and an input buffer. Read and write accesses to the I/O ports P0 through P6 are performed via their corresponding special function registers P0 to P6.

The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external memory. In this application, port 0 outputs the low byte of the external memory address, timemultiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR contents (see also chapter 7.1.2 and chapter 5 for more details about the external bus interface).

## Digital/Analog Input Ports

Ports 7 and 8 are available as input ports only and provide for two functions. When used as digital inputs, the corresponding SFR's P7 and P8 contain the digital value applied to port 7 and port 8 lines. When used for analog inputs the desired analog channel is selected by a three-bit field in SFR ADCON0 or a four-bit field in SFR ADCON1, as described in section 7.4. Of course, it makes no sense to output a value to these input-only ports by writing to the SFR's P7 or P8; this will have no effect.

If a digital value is to be read, the voltage levels are to be held within the input voltage specifications ( $V_{\mathrm{IL}} / V_{\mathrm{IH}}$ ). Since P7 and P8 are not bit-addressable registers, all input lines of P7 or P8 are read at the same time by byte instructions.

Nevertheless, it is possible to use ports 7 and 8 simultaneously for analog and digital input. However, care must be taken that all bits of P7 or P8 that have an undetermined value caused by their analog function are masked.

In order to guarantee a high-quality A/D conversion, digital input lines of port 7 and port 8 should not toggle while a neighbouring port pin is executing an A/D conversion. This could produce crosstalk to the analog signal.

## Digital I/O Port Circuitry

Figure $\mathbf{7 - 1}$ shows a functional diagram of a typical bit latch and I/O buffer, which is the core of each of the 7 I/O-ports. The bit latch (one bit in the port's SFR) is represented as a type-D flip-flop, which will clock in a value from the internal bus in response to a "write-to-latch" signal from the CPU. The Q output of the flip-flop is placed on the internal bus in response to a "read-latch" signal from the CPU. The level of the port pin self is placed on the internal bus in response to a "read-pin" signal from the CPU. Some instructions that read from a port (i.e. from the corresponding port SFR P0 to P6) activate the "read-latch" signal, while others activate the "read-pin" signal (see section 7.1.4.3).


Figure 7-1
Basic Structure of a Port Circuitry

Port 1 through 6 output drivers have internal pullup FET's (see figure 7-2). Each I/O line can be used independently as an input or output. To be used as an input, the port bit must contain a one (1) (that means for figure 7-2: $\bar{Q}=0$ ), which turns off the output driver FET n1. Then, for ports 1 through 6, the pin is pulled high by the internal pullups, but can be pulled low by an external source. When externally pulled low the port pins source current ( $I_{\mathrm{LL}}$ or $I_{\mathrm{TL}}$ ). For this reason these ports are sometimes called "quasi-bidirectional".


Figure 7-2

## Basic Output Driver Circuit of Ports 1 through 6

In fact, the pullups mentioned before and included in figure $\mathbf{7 - 2}$ are pullup arrangements as shown in figure 7-3. One n-channel pulldown FET and three pullup FETs are used:

- The pulldown FET $\mathbf{n 1}$ is of n -channel type. It is a very strong driver transistor which is capable of sinking high currents ( $I_{\mathrm{OL}}$ ); it is only activated if a " 0 " is programmed to the port pin. A short circuit to $V_{\mathrm{CC}}$ must be avoided if the transistor is turned on, since the high current might destroy the FET.
- The pullup FET p1 is of p-channel type. It is activated for two oscillator periods (S1P1 and S1P2) if a 0 -to- 1 transition is programmed to the port pin, i.e. a "1" is programmed to the port latch which contained a " 0 ". The extra pullup can drive a similar current as the pulldown FET n 1 . This provides a fast transition of the logic levels at the pin.
- The pullup FET p2 is of $p$-channel type. It is always activated when a " 1 " is in the port latch, thus providing the logic high output level. This pullup FET sources a much lower current than p1; therefore the pin may also be tied to ground, e.g. when used as input with logic low input level.
- The pullup FET p3 is of p-channel type. It is only activated if the voltage at the port pin is higher than approximately 1.0 to 1.5 V . This provides an additional pullup current if a logic high level shall be output at the pin (and the voltage is not forced lower than approximately 1.0 to 1.5 V ). However, this transistor is turned off if the pin is driven to a logic low level, e.g. when used as input. In this configuration only the weak pullup FET p2 is active, which sources the current $I_{\mathrm{IL}}$. If, in addition, the pullup FET p3 is activated, a higher current can be sourced ( $I_{\mathrm{TL}}$ ). Thus, an additional power consumption can be avoided if port pins are used as inputs with a low level applied. However, the driving cabability is stronger if a logic high level is output.


Figure 7-3
Output Driver Circiut of Ports 1 through 6
The described activating and deactivating of the four different transistors translates into four states the pins can be:

- input low state (IL), p2 active only
- input high state $(\mathrm{IH})=$ steady output high state $(\mathrm{SOH}), \mathrm{p} 2$ and p3 active
- forced output high state (FOH), p1, p2 and p3 active
- output low state (OL), n1 active

If a pin is used as input and a low level is applied, it will be in IL state, if a high level is applied, it will switch to IH state. If the latch is loaded with " 0 ", the pin will be in OL state. If the latch holds a " 0 " and is loaded with " 1 ", the pin will enter FOH state for two cycles and then switch to SOH state. If the latch holds a "1" and is reloaded with a "1" no state change will occur.

At the beginning of power-on reset the pins will be in IL state (latch is set to "1", voltage level on pin is below of the trip point of p 3 ). Depending on the voltage level and load applied to the pin, it will remain in this state or will switch to $\mathrm{IH}(=\mathrm{SOH})$ state.
If it is used as output, the weak pull-up p2 will pull the voltage level at the pin above p3's trip point after some time and p3 will turn on and provide a strong "1". Note, however, that if the load exceeds the drive capability of p 2 , the pin might remain in the IL state and provide a weak "1" until the first 0 -to- 1 transition on the latch occurs. Until this the output level might stay below the trip point of the external circuitry.

The same is true if a pin is used as bidirectional line and the external circuitry is switched from output to input when the pin is held at " 0 " and the load then exceeds the p 2 drive capabilities.
Port 0 , in contrast to ports 1 through 6, is considered as "true" bidirectional, because the port 0 pins float when configured as inputs. Thus, this port differs in not having internal pullups. The pullup FET in the P0 output driver (see figure 7-4 a) is used only when the port is emitting 1's during the external memory accesses. Otherwise, the pullup is always off. Consequently, P0 lines that are used as output port lines are open drain lines. Writing a "1" to th port latch leaves both output FETs off and the pin floats. In that condition it can be used as high-impedance input. If port 0 is configured as general I/O port and has to emit logic high level (1), external pullups are required.


Figure 7-4 a)
Port 0 Circuitry

### 7.1.2 Port 0 and Port 2 used as Address/Data Bus

As shown in figures 7-4 a) and 7-4 b), the output drivers of ports 0 and 2 can be switched to an internal address or address/data bus for use in external memory accesses. In this application they cannot be used as general purpose I/O, even if not all address lines are used externally. The switching is done by an internal control signal dependent on the input level at the EA pin and/or the contents of the program counter. If the ports are configured as an address/data bus, the port latches are disconnected from the driver circuit. During this time, the P2 SFR remains unchanged while the P0 SFR has 1's written to it. Being an address/data bus, port 0 uses a pullup FET as shown in figure 7-4 a). When a 16-bit address is used, port 2 uses the additional strong pullups p1 to emit 1 's for the entire external memory cycle instead of the weak ones (p2 and p3) used during normal port activity.


Figure 7-4 b) Port 2 Circuitry

### 7.1.3 Alternate Functions

Several pins of ports $1,3,4,5$ and 6 are multifunctional. They are port pins and also serve to implement special features as listed in table 7-1.
Figure 7-5 shows a functional diagram of a port latch with alternate function. To pass the alternate function to the output pin and vice versa, however, the gate between the latch and driver circuit must be open. Thus, to use the alternate input or output functions, the corresponding bit latch in the port SFR has to contain a one (1); otherwise the pull-down FET is on and the port pin is stuck at 0 . (This does not apply to ports 1.0 to 1.4 and ports 5.0 to 5.7 when operated in compare output mode; refer to section 7.5 .3 for details). After reset all port latches contain ones (1).


Figure 7-5

## Circuitry of Ports 1, 3, 4, 5 and 6.0 through 6.2

Ports 6.3 through 6.7 have no alternate functions as discribed above. Therefore, the port circuitry can do without the switching capability between alternate function and normal I/O operation. This more simple circuitry is shown as basic port structure in figures 7-1 and 7-2.

Table 7-1
Alternate Functions of Port Pins

| Port | Pin | Alternate Function |
| :--- | :--- | :--- |
| P1.0 | INT3/CC0 | Ext. interrupt 3/capture 0/compare 0 |
| P1.1 | INT4/CC1 | Ext. interrupt 4/capture 1/compare 1 |
| P1.2 | INT5/CC2 | Ext. interrupt 5/capture 2/compare 2 |
| P1.3 | INT6/CC3 | Ext. interrupt 6/capture 3/compare 3 |
| P1.4 | INT2/CC4 | Ext. interrupt 2/capture 4/compare 4 |
| P1.5 | T2EX | Timer 2 ext. reload trigger input |
| P1.6 | CLKOUT | System clock output |
| P1.7 | T2 | Timer 2 external count input |
| P3.0 | RXD0 | Serial input channel 0 |
| P3.1 | TXD0 | Serial output channel 0 |
| P3.2 | INT0 | Ext. interrupt 0 |
| P3.3 | ITT1 | Ext. interrupt 1 |
| P3.4 | T0 | Timer 0 external count input |
| P3.5 | T1 | Timer 1 external count input |
| P3.6 | WR | External data memory write strobe |
| P3.7 | RD | External data memory read strobe |
| P4.0 | CM0 | Compare 0 of compare unit CM0-7 |
| P4.1 | CM1 | Compare 1 of compare unit CM0-7 |
| P4.2 | CM2 | Compare 2 of compare unit CM0-7 |
| P4.3 | CM3 | Compare 3 of compare unit CM0-7 |
| P4.4 | CM4 | Compare 4 of compare unit CM0-7 |
| P4.5 | CM5 | Compare 5 of compare unit CM0-7 |
| P4.6 | CM6 | Compare 6 of compare unit CM0-7 |
| P4.7 | CM7 | Compare 7 of compare unit CM0-7 |
| P5.0 | CCM0 | Concurrent compare 0 |
| P5.1 | CCM1 | Concurrent compare 1 |
| P5.2 | CCM2 | Concurrent compare 2 |
| P5.3 | CCM3 | Concurrent compare 3 |
| P5.4 | CCM4 | Concurrent compare 4 |
| P5.5 | CCM5 | Concurrent compare 5 |
| P5.6 | CCM6 | Concurrent compare 6 |
| P5.7 | CCM7 | Concurrent compare 7 |
| P6.0 | $\overline{\text { ADST }}$ | Ext. A/D converter start |
| P6.1 | RXD1 | Serial input channel 1 |
| P6.2 | TXD1 | Serial output channel 1 |

### 7.1.4 Port Handling

### 7.1.4.1 Port Timing

When executing an instruction that changes the value of a port latch, the new value arrives at the latch during S6P2 of the final cycle of the instruction. However, port latches are only sampled by their output buffers during phase 1 of any clock period (during phase 2 the output buffer holds the value it noticed during the previous phase 1). Consequently, the new value in the port latch will not appear at the output pin until the next phase 1, which will be at S1P1 of the next machine cycle.
When an instruction reads a value from a port pin (e.g. MOV A, P1) the port pin is actually sampled in state 5 phase 1 or phase 2 depending on port and alternate functions. Figure 7-6 illustrates this port timing. It must be noted that this mechanism of sampling once per machine cycle is also used if a port pin is to detect an "edge", e.g. when used as counter input. In this case an "edge" is detected when the sampled value differs from the value that was sampled the cycle before. Therefore, there must be met certain requirements on the pulse length of signals in order to avoid signal "edges" not being detected. The minimum time period of high and low level is one machine cycle, which guarantees that this logic level is noticed by the port at least once.


Figure 7-6
Port Timing

### 7.1.4.2 Port Loading and Interfacing

The output buffers of ports 1 through 6 can drive TTL inputs directly. The maximum port load which still guarantees correct logic output levels can be looked up in the DC characteristics in the Data Sheet of the SAB 80C517. The corresponding parameters are $V_{\mathrm{OL}}$ and $V_{\text {OH }}$.

The same applies to port 0 output buffers. They do, however, require external pullups to drive floating inputs, except when being used as the address/data bus.

When used as inputs it must be noted that the ports 1 through 6 are not floating but have internal pullup transistors. The driving devices must be capable of sinking a sufficient current if a logic low level shall be applied to the port pin (the parameters $I_{\mathrm{TL}}$ and $I_{\mathrm{IL}}$ in the DC characteristics specify these currents). Port 0 as well as the input only ports 7 and 8 , however, have floating inputs when used for digital input.

### 7.1.4.3 Read-Modify-Write Feature of Ports $\mathbf{0}$ through 6

Some port-reading instructions read the latch and others read the pin (see figure 7-1). The instructions reading the latch rather than the pin read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write" instructions, which are listed in table 7-2. If the destination is a port or a port bit, these instructions read the latch rather than the pin. Note that all other instructions which can be used to read a port, exclusively read the port pin. In any case, reading from latch or pin, resp., is performed by reading the SFR P0 to P6; for example, "MOV A, P3" reads the value from port 3 pins, while "ANL P4, \#OAAH" reads from the latch, modifies the value and writes it back to the latch.

It is not obvious that the last three instructions in this list are read-modify-write instructions, but they are. The reason is that they read the port byte, all 8 bits, modify the addressed bit, then write the complete byte back to the latch.

Table 7-2
Read-Modify-Write Instructions

| Instruction | Function |
| :--- | :--- |
| ANL | Logic AND; e.g. ANL P1, A |
| ORL | Logic OR; e.g. ORL P2, A |
| XRL | Logic exclusive OR; e.g. XRL P3, A |
| JBC | Jump if bit is set and clear bit; e.g. JBC P1.1, LABEL |
| CPL | Complement bit; e.g. CPL P3.0 |
| INC | Increment byte; e.g. INC P4 |
| DEC | Decrement byte; e.g. DEC P5 |
| DJNZ | Decrement and jump if not zero; e.g. DJNZ P3, LABEL |
| MOV Px.y, C | Move carry bit to bit y of port x |
| CLR Px.y | Clear bit y of port x |
| SETB Px.y | Set bit y of port x |

The reason why read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port bit might be used to drive the base of a transistor. When a "1" is written to the bit, the transistor is turned on. If the CPU then reads the same port bit at the pin rather than the latch, it will read the base voltage of the transistor (approx. 0.7 V , i.e. a logic low level !) and interpret it as " 0 ". For example, when modifying a port bit by a SETB or CLR instruction, another bit in this port with the above mentioned configuration might be changed if the value read from the pin were written back to the latch. However, reading the latch rather than the pin will return the correct value of "1".

### 7.2 Serial Interfaces

The SAB 80C517 has two serial interfaces which are functionally nearly identical concerning the asynchronous modes of operation. The two channels are full-duplex, meaning they can transmit and receive simultaneously. They are also receive buffered, meaning they can commence reception of a second byte before a previously received byte has been read from the receive register (however, if the first byte still has not been read by the time reception of the second byte is complete, the last received byte will be lost). The serial channel 0 is completely compatible with the serial channel of the SAB $80(C) 51$. Serial channel 1 has the same functionality in its asynchronous modes, but the synchronous mode is lacking.

### 7.2.1 Serial Interface 0

### 7.2.1.1 Operating Modes of Serial Interface 0

The serial interface 0 can operate in four modes (one synchronous mode, three asynchronous modes). The baud rate clock for this interface is derived from the oscillator frequency (mode 0,2 ) or generated either by timer 1 or by a dedicated baud rate generator (mode 1, 3). A more detailed description of how to set the baud rate will follow in section 7.2.1.3.
Mode 0: Shift register (synchronous) mode:
Serial data enters and exits through RXD0. TxD0 outputs the shift clock. 8 data bits are transmitted/ received (LSB first). The baud rate is fixed at $1 / 12$ of the oscillator frequency.

## Mode 1: 8-bit UART, variable baud rate:

10 bits are transmitted (through TxD0) or received (through RxD0): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register SOCON. The baud rate is variable.

## Mode 2: 9-bit UART, fixed baud rate:

11 bits are transmitted (through TxD0) or received (through RxD0): a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1 . For example, the parity bit ( P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register SOCON, while the stop bit is ignored. The baud rate is programmable to either $1 / 32$ or $1 / 64$ of the oscillator frequency.

## Mode 3: 9-bit UART, variable baud rate:

11 bits are transmitted (through TxD0) or received (through RxD0): a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1 . For example, the parity bit ( P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception, the 9th data bit goes into RB80 in special function register SOCON, while the stop bit is ignored. In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.
In all four modes, transmission is initiated by any instruction that uses SOBUF as a destination register. Reception is initiated in mode 0 by the condition RIO $=0$ and RENO $=1$. Reception is initiated in the other modes by the incoming start bit if RENO $=1$. The serial interfaces also provide interrupt requests when a transmission or a reception of a frame has completed. The corresponding interrupt request flags for serial interface 0 are TIO or RIO, resp. See section 8 for more details about the interrupt structure. The interrupt request flags TIO and RIO can also be used for polling the serial interface 0 if the serial interrupt is not to be used (i.e. serial interrupt 0 not enabled).
The control and status bits of the serial channel 0 in special function register SOCON are illustrated in figure 7-8. Figure 7-7 shows the special function register SOBUF which is the data register for receive and transmit. The following table summarizes the operating modes of serial interface 0 .

## Serial Interface 0, Mode Selection

| SMO | SM1 | Mode | Descriptions | Baud Rate |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Shift register | $f_{\text {osd }} / 12$ |
| 0 | 1 | 1 | 8-bit UART | Variable |
| 1 | 0 | 2 | 9 -bit UART | $f_{\text {osd }} / 64$ or $f_{\text {osd }} / 32$ |
| 1 | 1 | 3 | 9 -bit UART | Variable |

Figure 7-7
Special Function Register S0BUF (Address 99 $_{\text {H }}$ )


Receive and transmit buffer of serial interface 0. Writing to SOBUF loads the transmit register and initiates transmission. Reading out SOBUF accesses a physically separate receive register.

Figure 7-8
Special Function Register S0CON (Address 98H)


| Bit |  | Symbol |
| :--- | :---: | :--- |
| SM0 |  | SM1 |
| 0 |  | 0 | | Serial mode 0: Shift register mode, fixed baud rate |
| :--- |
| 0 |
| 1 |

### 7.2.1.2 Multiprocessor Communication Feature

Modes 2 and 3 of the serial interface 0 have a special provision for multi-processor communication. In these modes, 9 data bits are received. The 9th bit goes into RB80. Then a stop bit follows. The port can be programmed such that when the stop bit is received, the serial port 0 interrupt will be activated (i.e. the request flag RIO is set) only if RB80 $=1$. This feature is enabled by setting bit SM20 in SOCON. A way to use this feature in multiprocessor communications is as follows.

If the master processor wants to transmit a block of data to one of the several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9 th bit is 1 in an address byte and 0 in a data byte. With $\mathrm{SM} 20=1$, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM20 bit and prepare to receive the data bytes that will be coming. After having received a complete message, the slave sets SM20 again. The slaves that were not addressed leave their SM20 set and go on about their business, ignoring the incoming data bytes.
SM20 has no effect in mode 0 . In mode 1 SM20 can be used to check the validity of the stop bit. If SM20 = 1 in mode 1, the receive interrupt will not be activated unless a valid stop bit is received.

### 7.2.1.3 Baud Rates of Serial Channel 0

As already mentioned there are several possibilities to generate the baud rate clock for the serial interface 0 depending on the mode in which it is operated.
To clarify the terminology, something should be said about the difference between "baud rate clock" and "baud rate". The serial interface requires a clock rate which is 16 times the baud rate for internal synchronization, as mentioned in the detailed description of the various operating modes in section 7.2.3.

Therefore, the baud rate generators have to provide a "baud rate clock" to the serial interface which - there divided by 16 - results in the actual "baud rate". However, all formulas given in the following section already include the factor and calculate the final baud rate.

## Mode 0

The baud rate in mode 0 is fixed:
Mode 0 baud rate $=\frac{\text { oscillator frequency }}{12}$

## Mode 2

The baud rate in mode 2 depends on the value of bit SMOD in special function register PCON (see figure 7-9). If SMOD $=0$ (which is the value after reset), the baud rate is $1 / 64$ of the oscillator frequency. If $\mathrm{SMOD}=1$, the baud rate is $1 / 32$ of the oscillator frequency.

Mode 2 baud rate $=\frac{2^{\text {SMOD }}}{64} \times$ oscillator frequency

Figure 7-9
Special Function Register PCON (Address 87H)


| Bit | Function |
| :--- | :--- |
| SMOD | When set, the baud rate of serial interface 0 in modes $1,2,3$ is doubled. |

## Modes 1 and 3

In these modes the baud rate is variable and can be generated alternatively by a dedicated baud rate generator or by timer 1 .
Using the baud rate generator:
In modes 1 and 3, the SAB 80C517 can use the internal baud rate generator for serial interface 0 . To enable this feature, bit BD (bit 7 of special function register ADCONO) must be set (see figure 7-10). This baud rate generator divides the oscillator frequency by 2496. Bit SMOD (PCON.7) also can be used to enable a multiply-by-two prescaler (see figure 7-9). At $12-\mathrm{MHz}$ oscillator frequency, the commonly used baud rates 4800 baud (SMOD = 0) and 9600 baud (SMOD $=1$ ) are available (with $0.16 \%$ deviation). The baud rate is determined by SMOD and the oscillator frequency as follows:

Mode 1, 3 baud rate $=\frac{2^{\text {SMOD }}}{2496} \times$ oscillator frequency

Figure 7-10
Special Function Register ADCON0 (Address 0D8H)


| Bit | Function |
| :--- | :--- |
| BD | Baud rate enable. <br> When set, the baud rate in modes 1 and 3 of serial interface 0 is taken <br> from a dedicated prescaler. Standard baud rates 4800 and 9600 baud at <br> $12-\mathrm{MHz}$ oscillator frequency can be achieved. |

Using timer 1 to generate baud rates:
In mode 1 and 3 of serial channel 0 timer 1 can be used for generating baud rates. Then the baud rate is determined by the timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 baud rate $=\frac{2^{\text {SMOD }}}{32} \times$ (timer 1 overflow rate)

The timer 1 interrupt is usually disabled in this application. The timer itself can be configured for either "timer" or "counter" operation, and in any of its operating modes. In the most typical applications, it is configured for "timer" operation in the auto-reload mode (high nibble of TMOD $=0010_{\mathrm{B}}$ ). In the case, the baud rate is given by the formula:

Mode 1, 3 baud rate $=\frac{2^{\text {SMOD }} \times \text { oscillator frequency }}{32 \times 12 \times(256-(\mathrm{TH} 1))}$

One can achieve very low baud rates with timer 1 by leaving the timer 1 interrupt enabled, configuring the timer to run as 16 -bit timer (high nibble of TMOD $=0001_{\mathrm{B}}$ ), and using the timer 1 interrupt for a 16 -bit software reload.

Table 7-4 lists various commonly used baud rates and shows how they can be obtained from timer 1.

Table 7-4
Timer 1 Generated Commonly Used Baud Rates

| Baud Rate | $f_{\text {osc }}(\mathbf{M H z})$ | SMOD | Timer 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | C/T | Mode | Reload <br> Value |
| Mode 1, 3:62.5 Kbaud | 12.0 | 1 | 0 | 2 | $\mathrm{FF}_{\mathrm{H}}$ |
| 19.2 Kbaud | 11.059 | 1 | 0 | 2 | $\mathrm{FD}_{\mathrm{H}}$ |
| 9.6 Kbaud | 11.059 | 0 | 0 | 2 | $\mathrm{FD}_{\mathrm{H}}$ |
| 4.8 Kbaud | 11.059 | 0 | 0 | 2 | $\mathrm{FA}_{\mathrm{H}}$ |
| 2.4 Kbaud | 11.059 | 0 | 0 | 2 | $\mathrm{~F}_{\mathrm{H}}$ |
| 1.2 Kbaud | 11.059 | 0 | 0 | 2 | $\mathrm{E8}_{\mathrm{H}}$ |
| 110 Baud | 6.0 | 0 | 0 | 2 | $72_{\mathrm{H}}$ |
| 110 Baud | 12.0 | 0 | 0 | 1 | $\mathrm{FEEB}_{\mathrm{H}}$ |

Figure 7-11 shows the mechanisms for baud rate generation of serial channel 0 , while table 7-5 summarizes the baud rate formulas for all usual configurations.


Figure 7-11
Generation of Baud Rates for Serial Channel 0

Table 7-5
Baud Rates of Serial Interface 0

| Baud Rate Derived from | Interface Mode | Baud Rate |
| :---: | :---: | :---: |
| Timer 1 in mode 1 (see table 7-4) | 1,3 | $\frac{2^{\text {SMOD }}}{2} \times \frac{1}{16} \times$ (timer 1 overflow rate) |
| Timer 1 in mode 2 (see table 7-4) | 1,3 | $\frac{2^{\text {SMOD }}}{2} \times \frac{1}{16} \times \frac{f_{\text {OSC }}}{12 \times(256-(\mathrm{TH} 1))}$ |
| Oscillator | 2 | $\frac{2^{\text {SMOD }}}{2} \times \frac{1}{16} \times \frac{f_{\text {OSC }}}{2}$ |
| $B D$ | 1,3 | $\frac{2^{\text {SMOD }}}{2} \times \frac{1}{16} \times \frac{f_{\text {OSC }}}{1248}$ |

### 7.2.1.4 New Baud Rate Generator for Serial Channel 0

The SAB 80C517 devices with stepping code "CA" or later have a new baud rate generator for serial channel 0 which provides greater flexibility and better resolution. It substitutes the 80C517's baud rate generator at Serial Channel 0 which provides only 4.8 kBaud or 9.6 kBaud at 12 MHz crystal frequency. Since the new generator offers greater flexibility it is often possible to use it instead of Timer1 which is then free for other tasks.
Figure 7-11a shows a block diagram of the new baud rate generator for Serial Channel 0. It consists of a free running 10 -bit timer with $\mathrm{f}_{\text {osc }} / 2$ input frequency. On overflow of this timer there is an automatic reload from the registers SORELL (address ${A A_{H}}$ ) and SORELH (address $B_{H}$ ). The lower 8 bits of the timer are reloaded from SORELL, while the upper two bits are reloaded from bit 0 and 1 of register SORELH. The baud rate timer is reloaded by writing to SORELL.


Figure 7-11a

## Baud Rate Generator for Serial Interface 0

The default value after reset of S0RELL is $0 \mathrm{D} 9_{\mathrm{H}}$, S0RELH contains XXXX XX11B

## Special Function Register SORELH, SORELL



1/ shaded areas are not used for programming the baudrate timer

| Bit | Function |
| :--- | :--- |
| SORELH.0-1 | Reload value. Upper two bits of the timer reload value. |
| SORELL.0-7 | Reload value. Lower 8 bit of timer reload value. |

Reset value of SORELL is $0 \mathrm{D} 9_{\mathrm{H}}$, SORELH contains $\mathrm{XXXXXX} \mathbf{X 1}{ }_{\mathrm{B}}$.

Figure 7-11b shows a block diagram of the options available for baud rate generation of Serial Channel 0 . It is a fully compatible superset of the functionality of older SAB 80 C 517 steppings. The new baud rate generator can be used in modes 1 and 3 of the Serial Channel 0. It is activated by setting bit BD (ADCON0.7). This also starts the baud rate timer. When Timer1 shall be used for baud rate generation, bit BD must be cleared. In any case, bit SMOD (PCON.7) selects an additional divider by two.
The default values after reset in registers SORELL and SORELH provide a baud rate of 4.8 kBaud (with $\mathrm{SMOD}=0$ ) or 9.6 kBaud (with $\mathrm{SMOD}=1$ ) at 12 MHz oscillator frequency. This guarantees full compatibility to older steppings of the SAB 80C517.


Figure 7-11b

## Block Diagram of Baud Rate Generation for Serial Interface 0

If the new baud rate generator is used the baud rate of Serial Channel 0 in Mode 1 and 3 can be determined as follows:

Mode 1, 3 baud rate $=\frac{2^{\text {SMOD }} \times \text { oscillator frequency }}{64 \times\left(2^{10}-\text { SOREL }\right)}$
with SOREL $=$ SORELH. $1-0$, SORELL. $7-0$

### 7.2.2 Serial Interface 1

### 7.2.2.1 Operating Modes of Serial Interface 1

The serial interface 1 is an asynchronous channel only and is able to operate in two modes, as an 8 -bit or 9-bit UART. These modes, however, correspond to the above mentioned modes 1,2 and 3 of serial interface 0 . The multiprocessor communication feature is identical with this feature in serial interface 0 . The serial interface 1 has its own interrupt request flags RI1 and Tl1 which have a dedicated interrupt vector location (see section 8 for more details about the interrupts). The baud rate clock for this interface is generated by a dedicated baud rate generator. A more detailed description how to set the baud rate follows in section 7.2.2.3 and 7.2.2.4.

## Mode A: 9-bit UART, variable baud rate:

11 bits are transmitted (through TxD1) or received (through RxD1): a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). On transmission, the 9th data bit (TB81 in S1CON) can be assigned to the value of 0 or 1 . For example, the parity bit ( P in the PSW) could be moved into TB81 or a second stop bit by setting TB81 to 1 . On reception the 9th data bit goes into RB81 in special function register SOCON, while the stop bit is ignored. In fact, mode A of serial interface 1 is identical with mode 2 or 3 of serial interface 0 in all respects except the baud rate generation (see section 7.2.2.3).

## Mode B: 8-bit UART, variable baud rate:

10 bits are transmitted (through TxD1) or received (through RxD1): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB81 in special function register S1CON. In fact, mode B of serial interface 1 is identical with mode 1 of serial interface 0 in all respects except for the baud rate generation (see section 7.2.2.3).
In both modes, transmission is initiated by any instruction that uses S1BUF as a destination register. Reception is initiated by the incoming start bit if REN1 $=1$. The serial interfaces also provide interrupt requests when a transmission or a reception of a frame has completed. The corresponding interrupt request flags for serial interface 1 are Tl1 or RI1, resp. See section 8 for more details about the interrupt structure. The interrupt request flags TI1 and RI1 can also be used for polling the serial interface 1 if the serial interrupt shall not be used (i.e. serial interrupt 1 not enabled).
The control and status bits of the serial channel 1 in special function register S1CON are illustrated in figure 7-12. Figure 7-13 shows the special function register S1BUF which is the data register for receive and transmit. Note that these special function registers are not bit-addressable. Due to this fact bit instructions cannot be used for manipulating these registers. This is important especially for S1CON where a polling and resetting of the RI1 or TI1 request flag cannot be performed by JNB and CLR instructions but must be done by a sequence of byte instructions, e.g.:

LOOP: MOV A,S1CON
JNB ACC.0,LOOP ;Testing of RI1
ANL S1CON,\#OFEH ;Resetting of RI1

Figure 7-12
Special Function Register S1CON (Address 9B ${ }_{\mathrm{H}}$ )

$9^{9} \mathrm{~B}_{\mathrm{H}}$| SM | š- | SM21 | REN1 | TB81 | RB81 | TI1 | RI1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S1CON |  |  |  |  |  |  |


| Bit | Function |
| :--- | :--- |
| SM | SM = 0: serial mode A; 9-bit UART <br> SM = 1: serial mode B; 8-bit UART |
| SM21 | Enables the multiprocessor communication feature in mode A. If SM21 <br> is set to 1, RI1 will not be activated if the received 9th data bit (RB81) is <br> 0. In mode B, if SM21 = 1, RI1 will not be activated if a valid stop bit was <br> not received. |
| REN1 | Receiver enable of interface 1. Enables serial reception. <br> Set by software to enable reception. Cleared by software to disable <br> reception. |
| TB81 | Transmitter bit 8 of interface 1. Is the 9th data bit that will be transmitted <br> in mode A. Set or cleared by software as desired. |
| RB81 | Receiver bit 8 of interface 1. Is the 9th data bit that was received in <br> mode A. In mode B, if SM21 = 0, RB81 is the stop bit that was received. |
| TI1 | Transmitter interrupt of interface 1. Is the transmit interrupt flag. Set by <br> hardware at the beginning of the stop bit in any serial transmission. Must <br> be cleared by software. |
| RI1 | Receiver interrupt of interface 1. Is the receive interrupt flag. <br> Set by hardware at the halfway through the stop bit time in any serial <br> reception. Must be cleared by software. |

Figure 7-13

## Special Function Register S1BUF (Address 9CH)



Receive and transmit buffer of serial interface 1. Writing to S1BUF loads the transmit register and initiates transmission. Reading out S1BUF accesses a physically separate receive register.

### 7.2.2.2 Multiprocessor Communication Feature

Mode A of the serial interface 1 has a special provision for multiprocessor communication. In this mode, 9 data bits are received. The 9th bit goes into RB81. Then follows a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt (i.e. the request flag RI1 is set) will be activated only if RB81 $=1$. This feature is enabled by setting bit SM21 in S1CON. A way to use this feature in multiprocessor communications is as follows.
If the master processor wants to transmit a block of data to one of the several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM21 = 1 , no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM21 bit and prepare to receive the data bytes that will be coming. After having received a complete message, the slave is setting SM21 again. The slaves that were not addressed leave their SM21 set and go on about their business, ignoring the incoming data bytes.
In mode B SM21 can be used to check the validity of the stop bit. If SM21 = 1 in mode B, the receive interrupt will not be activated unless a valid stop bit is received.

### 7.2.2.3 Baud Rates of Serial Channel 1

As already mentioned serial interface 1 uses its own dedicated baud rate generator for baud rate generation in both operating modes (see figure 7-14).

This baud rate generator consists of a free running 8 -bit timer with $f_{\text {osc }} / 2$ input frequency. The timer is automatically reloaded at overflow by the contents of register S1REL (see figure 7-15). The timer must be started by writing the desired reload value to register S1REL. The baud rate in operating modes A and B can be determined by following formula:
oscillator frequency
Mode A, B baud rate $=\frac{}{32 \times(256-S 1 R E L)}$
At 12-MHz oscillator frequency a baud rate range from about 1.5 kbaud up to 375 kbaud is covered. Using the fast baud rates offers the same functionality as the operating mode 2 in serial interface 0 with its fixed baud rates.
$\qquad$

Figure 7-14
Baud Rate Generator for Serial Interface 1

Figure 7-15
Special Function Register S1REL (Address 9D ${ }_{H}$ )


8-bit reload register for baud rate generator of serial interface 1.

### 7.2.2.4 New Baud Rate Generator for Serial Channel 1

A new baud rate generator for Serial Channel 1, which is implemented in SAB 80C517 devices with stepping code "CA" or later, now offers a wider range of selectable baud rates. Especially a baud rate of 1200 baud can be achieved now.
The baud rate generator itself is identical with the one used for Serial Channel 0 . It consists of a free running 10-bit timer with $\mathrm{F}_{\text {osc }} / 2$ input frequency. On overflow of this timer there is an automatic reload from the registers S1REL (address 9DH) and S1RELH (address $\mathrm{BB}_{\mathrm{H}}$ ). The lower 8 bits of the timer are reloaded from SOREL, while the upper two bits are reloaded from bit 0 and 1 of register S1RELH. The baud rate timer is reloaded by writing to S1REL.
The baud rate in Mode A and B can be determined by the following formula:
Mode A, B baud rate $=\frac{\text { oscillator frequency }}{32 \times\left(2^{10}-\text { Reload Value }\right)}$
with Reload Value $=$ S1RELH. $1-0$, S1RELL. $7-0$

Figure 7-15A shows a block diagram of the baud rate generator for Serial Interface 1.


Figure 7-15A
Baud Rate Generator for Serial Interface 1
Special Function Register S1RELH, S1RELL
Bit No. MSB LSB


| Bit No. | MSB |  |  |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Addr. $09 \mathrm{D}_{\mathrm{H}}$ |  |  |  |  |  |  |  | Isb | S1REL |

$\square$ shaded areas are not used for programming the baudrate timer

| Bit | Function |
| :--- | :--- |
| S1RELH.0-1 | Reload value. Upper two bits of the timer reload value. |
| S1REL.0-7 | Reload value. Lower 8 bit of timer reload value. |

Reset value of S 1 REL is $00_{\mathrm{H}}$, S 1 RELH contains $\mathrm{XXXX} \mathrm{XX11B}$.

### 7.2.3 Detailed Description of the Operating Modes

The following sections give a more detailed description of the several operating modes of the two serial interfaces.

The sections 7.2.3.2. and 7.4.3.4. apply to both of the serial interfaces. The description of the synchronous mode 0 and the asynchronous mode 2 refers only to serial interface 0 .

### 7.2.3.1 Mode 0, Synchronous Mode (Serial Interface 0)

Serial data enters and exits through RxD0. TxD0 outputs the shift clock. 8 bits are transmitted/ received: 8 data bits (LSB first). The baud rate is fixed at $1 / 12$ of the oscillator frequency.
Figures 7-16 a) and b) show a simplified functional diagram of the serial port in mode 0 , and associated timing.

Transmission is initiated by any instruction that uses SOBUF as a destination register. The "write-to-S0BUF" signal at S6P2 also loads a 1 into the 9th bit position of the transmit shift register and tells the TX control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write-to-SOBUF" and activation of SEND.
SEND enables the output of the shift register to the alternate output function line P3.0, and also enables SHIFT CLOCK to the alternate output function line P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2, while the interface is transmitting. Before and after transmission SHIFT CLOCK remains high. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift register is shifted one position to the right.
As data bits shift to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX control block to do one last shift and then deactivates SEND and sets TIO. Both of these actions occur at S1P1 in the 10th machine cycle after "write-to-S0BUF".

Reception is initiated by the condition REN0 $=1$ and $\mathrm{RI} 0=0$. At S6P2 in the next machine cycle, the RX control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 in every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted one position to the left. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 in the same machine cycle.
As data bits come in from the right, 1 s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX control block to do one last shift and load S0BUF. At S1P1 in the 10th machine cycle after the write to S0CON that cleared RIO, RECEIVE is cleared and RIO is set.

### 7.2.3.2 Mode 1/Mode B, 8-Bit UART (Serial Interfaces 0 and 1)

Ten bits are transmitted (through TxD0 or TxD1), or received (through RxD0 or RxD1): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception through RxD0, the stop bit goes into RB80 (S0CON), on reception through RxD1, RB81 (S1C0N) stores the stop bit.

The baud rate for serial interface 0 is determined by the timer 1 overflow rate or by the internal baud rate generator of serial interface 0 . Serial interface 1 receives the baud rate clock from its own baud rate generator.
Figures 7-17 a) and b) show a simplified functional diagram of both serial channels in mode 1 or mode $B$, resp. The generation of the baud rate clock by the various timers is described in sections 7.2.1.3 and 7.2.2.3.

Transmission is initiated by any instruction that uses SOBUF/S1BUF as a destination register. The "write-to-S0BUF/S1BUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX control block that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next roll-over in the divide-by-16 counter (thus, the bit times are synchronized to the divide-by-16 counter, not to the "write-to-S0BUF/S1BUF" signal).

The transmission begins with activation of SEND, which puts the start bit to TxD0/TxD1. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD0/ TxD1. The first shift pulse occurs one bit time after that.
As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just left of the MSB, and all positions to the left of that contain zero. This condition flags the TX control to do one last shift and then deactivate SEND and set TIO/TI1. This occurs at the 10th divide-by-16 rollover after "write-to-S0BUF/S1BUF".

Reception is initiated by a detected 1-to-0 transition at RxD0/RxD1. For this purpose RxD0/RxD1 is sampled at a rate of 16 times whatever baud rate has been established. When a reception is detected, the divide-by-16 counter is immediately reset, and $1 \mathrm{FF}_{H}$ is written into the input shift register. Resetting the divide-by-16 counter aligns its rollover with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16 counter states. At the 7 th, 8 th and 9 th counter state of each bit time, the bit detector samples the value of RxD0/RxD1. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0 , the receive circuits are reset and the unit goes back looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.
As data bits come from the right, 1 's shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1/B is a 9-bit register), it flags the RX control block to do one last shift. The signal to load S0BUF/S1BUF and RB80/RB81, and to set RI0/RI1 will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

1) $\mathrm{RIO} / \mathrm{RI} 11=0$, and
2) either SM20/SM21 $=0$ or the received stop bit $=1$

If either of these two conditions is not met the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB80/RB81, the 8 data bits go into S0BUF/S1BUF, and RIO/RI1 is activated. At this time, no matter whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD0/RxD1.

### 7.2.3.3 Mode 2, 9-Bit UART (Serial Interface 0)

Mode 2 is functionally identical to mode 3 (see below). The only exception is, that in mode 2 the baud rate can be programmed to two fixed quantities: either $1 / 32$ or $1 / 64$ of the oscillator frequency. Note that serial interface 0 cannot achieve this baud rate in mode 3. Its baud rate clock is generated by timer 1 , which is incremented by a rate of $f_{\text {osc }} / 12$. The dedicated baud rate generator of serial interface 1 however is clocked by a $f_{\text {osc }} / 2$-signal and so its maximum baud rate is $f_{\text {osc }} / 32$.

### 7.2.3.4 Mode 3 / Mode A, 9-Bit UART (Serial Interfaces 0 and 1)

Eleven bits are transmitted (through TxD0/TxD1), or received (through RxD0/RxD1): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmission, the 9th data bit (TB80/TB81) can be assigned the value of 0 or 1 . On reception the 9th data bit goes into RB80/ RB81 in S0CON/S1CON.

Figures 7-18 a) and b) show a functional diagram of the serial interfaces in mode 2 and 3 or mode A, resp. and associated timing. The receive portion is exactly the same as in mode 1. The transmit portion differs from mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SOBUF/S1BUF as a destination register. The "write to S0BUF/S1BUF" signal also loads TB80/TB81 into the 9th bit position of the transmit shift register and flags the TX control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter (thus the bit times are synchronized to the divide-by-16 counter, and not to the "write-to-S0BUF/S1BUF" signal).
The transmission begins with the activation of SEND, which puts the start bit to TxD0/TxD1. One bit time later, DATA is activated which enables the output bit of transmit shift register to TxD0/TxD1. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data shift out to the right, zeros are clocked in from the left. When TB80/TB81 is at the output position of the shift register, then the stop bit is just left of the TB80/TB81, and all positions to the left of that contain zeros.

This condition flags the TX control unit to do one last shift and then deactivate SEND and set TIO/ TI1. This occurs at the 11th divide-by-16 rollover after "write-to-S0BUF/S1BUF".
Reception is initiated by a detected 1 -to-0 transition at RxD0/RxD1. For this purpose RxD0/RxD1 is sampled of a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by- 16 counter is immediately reset, and $1 \mathrm{~F}_{\mathrm{H}}$ is written to the input shift register.

At the 7th, 8th and 9th counter state of each bit time, the bit detector samples the value of RxD0/ RxD1. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0 , the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.
As data bits come from the right, 1's shift out to the left. When the start bit arrives at the leftmost position in the shift register (which is a 9-bit register), it flags the RX control block to do one last shift, load S0BUF/S1BUF and RB80/ RB81, and set RI0/RI1. The signal to load S0BUF/S1BUF and RB80/RB81, and to set RIO/RI1, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

1) $\mathrm{RIO} / \mathrm{RI} 1=0$, and
2) either SM20/SM21 $=0$ or the received 9th data bit $=1$

If either one of these two conditions is not met, the received frame is irretrievably lost, and RIO/RI1 is not set. If both conditions are met, the received 9th data bit goes into RB80/RB81, the first 8 data bits go into SOBUF/S1BUF. One bit time later, no matter whether the above conditions are met or not, the unit goes back to look for a 1-to-0 transition at the RxD0/RxD1 input.

Note that the value of the received stop bit is irrelevant to S0BUF/S1BUF, RB80/RB81, or RI0/RI1.


Figure 7-16 a)
Functional Diagram - Serial Interface 0, Mode 0


Figure 7-16 b)
Timing Diagram - Serial Interface 0, Mode 0


Figure 7-17 a)
Functional Diagram - Serial Interfaces 0 and 1, Mode 1 / Mode B


Figure 7-17 b)
Timing Diagram - Serial Interfaces 0 and 1, Mode 1 / Mode B


Figure 7-18 a)
Functional Diagram - Serial Interfaces 0 and 1, Modes 2 and 3 / Mode A


Figure 7-18 b)
Timing Diagram - Serial Interfaces 0 and 1, Modes 2 and 3 / Mode A

### 7.3 Timer 0 and Timer 1

The SAB 80C517 has a number of general purpose 16-bit timer/counters: timer 0, timer 1, timer 2 and the compare timer (timer 2 and the compare timer are discussed separately in section 7.5 "Compare/Capture Unit"). Timer/counter 0 and 1 are fully compatible with timer/counters 0 and 1 of the SAB 8051 and can be used in the same operating modes.

Timer/counter 0 and 1 which are discussed in this section can be configured to operate either as timers or event counters:

- In "timer" function, the register is incremented every machine cycle. Thus one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is $1 / 12$ of the oscillator frequency.
- In "counter" function, the register is incremented in response to a 1-to-0 transition (falling edge) at its corresponding external input pin, T0 or T1 (alternate functions of P3.4 and P3.5, resp.). In this function the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes two machine cycles ( 24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is $1 / 24$ of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle.

In addition to the "timer" and "counter" selection, timer/counters 0 and 1 have four operating modes from which to select.

Figure 7-19
Special Function Register TCON (Address 88H)


These bits are not used in controlling timer/counter 0 and 1.

| Bit | Function |
| :--- | :--- |
| TR0 | Timer 0 run control bit. <br> Set/cleared by software to turn timer/counter 0 ON/OFF. |
| TF0 | Timer 0 overflow flag. Set by hardware on timer/counter overflow. <br> Cleared by hardware when processor vectors to interrupt routine. |
| TR1 | Timer 1 run control bit. <br> Set/cleared by software to turn timer/counter 1 ON/OFF. |
| TF1 | Timer 1 overflow flag. Set by hardware on timer/counter overflow. <br> Cleared by hardware when processor vectors to interrupt routine. |

Each timer consists of two 8-bit registers (TH0 and TL0 for timer/counter 0, TH1 and TL1 for timer/ counter 1) which may be combined to one timer configuration depending on the mode that is established. The functions of the timers are controlled by two special function registers TCON and TMOD, shown in figures 7-19 and 7-20.
In the following descriptions the symbols TH0 and TLO are used specify the high-byte and low-byte of timer 0 (TH1 and TL1 for timer 1, respectively). The operating modes are described and shown for timer 0 . If not explicitly noted, this applies also to timer 1.

Figure 7-20
Special Function Register TMOD (Address 89H)


Timer/counter 0/1 mode control register

| Bit |  | Symbol |
| :--- | :---: | :--- |
| Gate |  | Gating control. <br> When set, timer/counter "x" is enabled only while "INTx" pin is high and <br> "TRx" control bit is set. <br> When cleared timer "x" is enabled whenever "TRx" control bit is set. |
| C/T | M0 <br> 0 | Counter or timer select bit. <br> Set for counter operation (input from "Tx" input pin). <br> Cleared for timer operation (input from internal system clock). |
| 0 | 1 | 8-bit timer/counter <br> "THx" operates as 8-bit timer/counter <br> "TLx" serves as 5-bit prescaler. |
| 1 | $16-$ bit timer/counter. <br> "THx" and "TLx" are cascaded; there is no prescaler. |  |
| 1 | 8-bit auto-reload timer/counter. <br> "THx" holds a value which is to be reloaded into "TLx" each time it <br> overflows. |  |
| 1 | Timer 0: <br> TL0 is an 8-bit timer/counter controlled by the standard timer 0 control <br> bits. TH00 is an 8-bit timer only controlled by timer 1 control bits. |  |

### 7.3.1 Mode 0

Putting either timer/counter into mode 0 configures it as an 8-bit timer/counter with a divide-by-32 prescaler. Figure $\mathbf{7 - 2 1}$ shows the mode 0 operation.

In this mode, the timer register is configured as a 13-bit register. As the count rolls over from all 1's to all 0's, it sets the timer overflow flag TFO. The overflow flag TF0 then can be used to request an interrupt (see section 8 for details about the interrupt structure). The counted input is enabled to the timer when TRO $=1$ and either GATE $=0$ or $\mathbb{N T O}=1$ (setting GATE $=1$ allows the timer to be controlled by external input INTO, to facilitate pulse width measurements). TRO is a control bit in the special function register TCON; GATE is in TMOD.
The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TLO. The upper 3 bits of TLO are indeterminate and should be ignored. Setting the run flag (TRO) does not clear the registers.
Mode 0 operation is the same for timer 0 as for timer 1 . Substitute TR1, TF1, TH1, TL1, and INT1 for the corresponding timer 1 signals in figure 7-21. There are two different gate bits, one for timer 1 (TMOD.7) and one for timer 0 (TMOD.3).


Figure 7-21
Timer/Counter 0/1, Mode 0: 13 Bit Timer/Counter

### 7.3.2 Mode 1

Mode 1 is the same as mode 0 , except that the timer register is run with all 16 bits. Mode 1 is shown in figure 7-22.


Figure 7-22
Timer/Counter 0/1, Mode 1: 16-Bit Timer/Counter

### 7.3.3 Mode 2

Mode 2 configures the timer register as an 8-bit counter (TLO) with automatic reload, as shown in figure 7-23. Overflow from TLO not only sets TF0, but also reloads TLO with the contents of TH0, which is preset by software. The reload leaves TH0 unchanged.


Figure 7-23
Timer/Counter 0/1, Mode 2: 8-Bit Timer/Counter with Auto-Reload

### 7.3.4 Mode 3

Mode 3 has different effects on timer 0 and timer 1 . Timer 1 in mode 3 simply holds its count. The effect is the same as setting TR1 $=0$. Timer 0 in mode 3 establishes TLO and TH0 as two separate counters. The logic for mode 3 on timer 0 is shown in figure 7-24. TLO uses the timer 0 control bits: $\mathrm{C} / \mathrm{T}$, GATE, TRO, INTO, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from timer 1. Thus, TH0 now controls the "timer 1" interrupt.
Mode 3 is provided for applications requiring an extra 8 -bit timer or counter. When timer 0 is in mode 3 , timer 1 can be turned on and off by switching it out of and into its own mode 3 , or can still be used by the serial channel as a baud rate generator, or in fact, in any application not requiring an interrupt from timer 1 itself.


Figure 7-24
Timer/Counter 0, Mode 3: Two 8-Bit Timer/Counter

### 7.4 A/D Converter

The SAB 80C517 provides an A/D converter with the following features:

- 12 multiplexed input channels, which can also be used as digital inputs (port 7, port 8)
- Programmable internal reference voltages (16 steps each) via resistor array
- 8 -bit resolution within the selected reference voltage range
- 13 microseconds conversion time (including sample time) at $12-\mathrm{MHz}$ oscillator frequency
- Selectable external or internal start-of-conversion trigger
- Interrupt request generation after each conversion

For the conversion, the method of successive approximation via capacitor array is used. The externally applied reference voltage range has to be held on a fixed value within the specifications (see section "A/D Converter Characteristics" in the data sheet). The internal reference voltages can be varied to reduce the reference voltage range of the A/D converter and thus to achieve a higher resolution.

Figure 7-25 shows a block diagram of the A/D converter. There are four user-accessible special function registers: ADCON0, ADCON1 (A/D converter control registers), ADDAT (A/D converter data register) and DAPR (D/A converter program register) for the programmable reference voltages. The analog input channels (port 7 and port 8) can also be used for digital input; refer also to section 7.1 "Parallel I/O".

### 7.4.1 Function and Control

### 7.4.1.1 Initialization and Input Channel Selection

Special function register ADCON0 which is illustrated in figure 7-26 is used to set the operating modes, to check the status, and to select one of eight analog input channels. Special function register ADCON1 (figure 7-27) controls the selection of all twelve input channels.
Register ADCONO contains two mode bits. Bit ADM is used to choose the single or continuous conversion mode. In single conversion mode only one conversion is performed after starting, while in continuous conversion mode after the first start a new conversion is automatically started on completion of the previous one.


Figure 7-25
Block Diagram of the A/D Converter

An externally controlled conversion can be achieved by setting the bit ADEX. In this mode on single conversion is triggered by a 1 -to- 0 transition at pin P6.0/ADST, if ADM is 0 . P6.0/ADST is sampled suring S5P2 of every machine cycle. When the samples show a logic high in one cycle and a logic low in the next cycle the transition is detected and the conversion is started. When ADM and ADEX is set, a continuous conversion is started when pin P6.0/ADST sees a low level; the conversion is stopped when the pin P6.0/ADST goes back to high. The last commenced conversion during low level will be completed.
The busy flag BSY (ADCON0.4) is automatically set when a conversion is in progress. After completion of the conversion it is reset by hardware. This flag can be read only, a write has no effect. There is also an interrupt request flag IADC (IRCON.0) that is set when a conversion is completed. See section 8 for more details about the interrupt structure.

Figure 7-26
Special Function Register ADCON0 (Address 0D8H)

|  | $0^{0 D F}{ }_{H} \quad 0 E_{H}$ |  | $0^{0} D_{H}$ | $0 \mathrm{DC}_{\mathrm{H}}$ | $0^{0 D B}$ | $0 \mathrm{DA}_{\mathrm{H}}$ | 0D9 ${ }_{\text {H }}$ | $0^{0 D}{ }^{\text {H }}$ | ADCON0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0D8H | BD | CLK | ADEX | BSY | ADM | MX2 | MX1 | MX0 |  |

These bits are not used in controlling $A / D$ converter functions.

| Bit | Function |
| :--- | :--- |
| MX0 | Select 12 input channels of the A/D converter. |
| MX1 |  |
| MX2 | MX3 | | ADM | ADM $=0$, the converter stops after one conversion. |
| :--- | :--- |
| Busy flag. This flag indicates whether a conversion is in progress |  |
| (BSY $=1)$. The flag is cleared by hardware when the conversion is |  |
| completed. |  |$.$| Internal/external start of conversion. When set, the external start of |
| :--- |
| conversion by P6.0/ADST is enabled. |

Figure 7-27
Special Function RegisterADCON1 (Address ODC $_{\mathrm{H}}$ )


A/D converter control register 1. It contains channel selection bits MX0 to MX3. Bits MX0 to MX2 can be written or read either in ADCON0 or in ADCON1.

Table 7-6
Selection of the Analog Input Channels

| MX3 | MX2 | MX1 | MX0 | Selected Channel | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Analog input 0 | P7.0 |
| 0 | 0 | 0 | 1 | Analog input 1 | P 7.1 |
| 0 | 0 | 1 | 0 | Analog input 2 | P 7.2 |
| 0 | 0 | 1 | 1 | Analog input 3 | P 7.3 |
| 0 | 1 | 0 | 0 | Analog input 4 | P 7.4 |
| 0 | 1 | 0 | 1 | Analog input 5 | P 7.5 |
| 0 | 1 | 1 | 0 | Analog input 6 | P 7.6 |
| 0 | 1 | 1 | 1 | Analog input 7 | P 7.7 |
| 1 | $\mathrm{X}^{*}$ | 0 | 0 | Analog input 8 | P 8.0 |
| 1 | X | 0 | 1 | Analog input 9 | P 8.1 |
| 1 | X | 1 | 0 | Analog input 10 | P 8.2 |
| 1 | X | 1 | 1 | Analog input 11 | P 8.3 |

${ }^{*}$ ) X means that the value may be 1 or 0 .

The bits MX0 to MX2 in special function register ADCON0 and the bits MX0 to MX3 in ADCON1 are used for selection of the analog input channel. Table 7-6 lists the selected input channels. The bits MX0 to MX2 are represented in both the registers ADCON0 and ADCON1; however, these bits are present only once; it has the same effect irrespective of whether they are accessed via ADCON0 or ADCON1. This is done in order to maintain software compatibility to the SAB 80(C)515. In this device there are only eight input channels which are selected by MX0 to MX2 in ADCONO. Thus, a program written for the SAB 80(C)515 selects one of the lower eight input channels (port 7) if the bit MX3 is reset which is the default value after reset. (For clarity: In the SAB 80(C) 515 the analog input channel is called port 6 or AN0 to AN7, resp. However, it is found on the same address ( $0 \mathrm{DB}_{\mathrm{H}}$ ) as the SAB 80C517's port 7.)
If all 12 multiplexed input channels are required register ADCON1 is to be used. It contains a fourbit field to select one of all 12 input channels, the eight inputs at port 7 and the four inputs at port 8. Thus, there are two methods of selecting a channel of port 7 and it does not matter which is used: if a new channel is selected in ADCON1 the change is automatically done in the corresponding bits MX0 to MX2 in ADCON0 and vice versa. If bit MX3 is set, the additional analog inputs at port 8 are used. MX0 and MX1 then determine which channel of port 8 is being selected (see table 7-6).

Ports P7 and P8 are dual purpose input ports. If the input voltage meets the specified logic levels, they can be used as digital inputs as well regardless of whether the pin levels are sampled by the A/D converter at the same time.

The special function register ADDAT (figure 7-28) holds the converted digital 8-bit data result. The data remains in ADDAT until it is overwritten by the next converted data. ADDAT can be read or written under software control. If the A/D converter of the SAB 80C517 is not used, register ADDAT can be used as an additional general purpose register.

Figure 7-28
Special Function Register ADDAT (Address 0D9H)


This register contains the 8 -bit conversion result.

### 7.4.1.2 Start of Conversion

An internal start of conversion (ADEX $=0$ ) is triggered by a write-to-DAPR instruction. The start procedure itself is independent of the value which is written to DAPR. However, the value in DAPR determines which internal reference voltages are used for the conversion (see section 7.4.2). When single conversion mode is selected ( $\mathrm{ADM}=0$ ) only one conversion is performed. In continuous mode after completion of a conversion a new conversion is triggered automatically, until bit ADM is reset.
When external start of conversion is selected a write-to-DAPR will not start the conversion; in this case, conversion starts when a falling edge at pin P6.0/ADST is detected. In single conversion mode one conversion is performed until the next falling edge at P6.0/ADST is recognized. In continuous mode new conversions are started automatically as long as pin P6.0/ADST is on low level. This is done until P6.0/ADST goes to logic high level; in this case the last commenced conversion is completed.

### 7.4.2 Reference Voltages

The SAB 80C517 has two pins to which a reference voltage range for the on-chip A/D converter is applied (pin $V_{\text {AREF }}$ for the upper voltage and pin $V_{\text {AGND }}$ for the lower voltage). In contrast to conventional A/D converters it is now possible to use not only these externally applied reference voltages for the conversion but also internally generated reference voltages which are derived from the externally applied ones. For this purpose a resistor ladder provides 16 equidistant voltage levels between $V_{\text {AREF }}$ and $V_{\text {AGND }}$. These steps can individually be assigned as upper and lower reference voltage for the converter itself. These internally generated reference voltages are called $V_{\text {intaref }}$ and $V_{\text {INTAGND }}$. The internal reference voltage programming can be thought of as a programmable "D/A converter" which provides the voltages $V_{\text {INTAREF }}$ and $V_{\text {INTAGND }}$ for the A/D converter itself.

The SFR DAPR (see figure 7-29) is provided for programming the internal reference voltages $V_{\text {Intaref }}$ and $V_{\text {INTAGND }}$. For this purpose the internal reference voltages can be programmed in steps of $1 / 16$ of the external reference voltages $\left(V_{\text {AREF }}-V_{\text {AGND }}\right)$ by four bits each in register DAPR. Bits 0 to 3 specify $V_{\text {INtagnd }}$, while bits 4 to 7 specify $V_{\text {INtaref. }}$. A minimum of 1 V difference is required between the internal reference voltages $V_{\text {INTAREF }}$ and $V_{\text {INTAGND }}$ for proper operation of the A/D converter. This means, for example, in the case where $V_{\text {AREF }}$ is 5 V and $V_{\text {AGND }}$ is 0 V , there must be at least four steps difference between the internal reference voltages $V_{\text {INTAREF }}$ and $V_{\text {intagnd }}$.
The values of $V_{\text {IntAGND }}$ and $V_{\text {IntAREF }}$ are given by the formulas:
$V_{\text {INTAGND }}=V_{\text {AGND }}+\frac{\operatorname{DAPR}(.3-.0)}{16}\left(V_{\text {AREF }}-V_{\text {AGND }}\right)$
with DAPR (.3-.0) $<\mathrm{C}_{\mathrm{H}}$;
$V_{\text {INTAREF }}=V_{\text {AGND }}+\frac{\operatorname{DAPR}(.7-.4)}{16}\left(V_{\text {AREF }}-V_{\text {AGND }}\right)$
with DAPR (.7-.4) > $3_{\mathrm{H}}$;
$\operatorname{DAPR}(.3-.0)$ is the contents of the low-order nibble, and DAPR (.7-.4) the contents of the high-order nibble of DAPR.

Figure 7-29
Special Function Register DAPR (Address DA ${ }_{H}$ )


D/A converter program register. Each 4-bit nibble is used to program the internal reference voltages. Write-access to DAPR starts conversion.
$V_{\text {INTAGND }}=V_{\text {AGND }}+\frac{\operatorname{DAPR}(.3-.0)}{16}\left(V_{\text {AREF }}-V_{\text {AGND }}\right)$
with DAPR (.3-.0) < 13;
$V_{\text {INTAREF }}=V_{\text {AGND }}+\frac{\operatorname{DAPR}(.7-.4)}{16}\left(V_{\text {AREF }}-V_{\text {AGND }}\right)$
with DAPR (.7-.4) > 3;

If DAPR (.3-.0) or DAPR (.7-.4) $=0$, the internal reference voltages correspond to the external reference voltages $V_{\text {AGND }}$ and $V_{\text {AREF }}$, respectively.
If $V_{\text {AINPUT }}>V_{\text {INTAREF }}$, the conversion result is $0 \mathrm{FF}_{\mathrm{H}}$, if $V_{\text {AINPUT }}<V_{\text {INTAGND }}$, the conversion result is $00_{\mathrm{H}}$ ( $V_{\text {AINPUT }}$ is the analog input voltage).
If the external reference voltages $V_{\text {AGND }}=0 \mathrm{~V}$ and $V_{\text {AREF }}=+5 \mathrm{~V}$ (with respect to $V_{\mathrm{SS}}$ and $V_{\mathrm{CC}}$ ) are applied, then the following internal reference voltages $V_{\text {INtagnd }}$ and $V_{\text {INTAREF }}$ shown in table 7-7 can be adjusted via the special function register DAPR.

Table 7-7
Adjustable Internal Reference Voltages

| Step | DAPR (.3-.0) <br> DAPR (.7-.4) | $\boldsymbol{V}_{\text {INTAGND }}$ | $\boldsymbol{V}_{\text {INTAREF }}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0000 | 0.0 | 5.0 |
| 1 | 0001 | 0.3125 | - |
| 2 | 0010 | 0.625 | - |
| 3 | 0011 | 0.9375 | - |
| 4 | 0100 | 1.25 | 1.25 |
| 5 | 0101 | 1.5625 | 1.5625 |
| 6 | 0110 | 1.875 | 1.875 |
| 7 | 0111 | 2.1875 | 2.1875 |
| 8 | 1000 | 2.5 | 2.5 |
| 9 | 1001 | 2.8125 | 2.8125 |
| 10 | 1010 | 3.125 | 3.125 |
| 11 | 1011 | 3.4375 | 3.4375 |
| 12 | 1100 | 3.75 | 3.75 |
| 13 | 1101 | - | 4.0625 |
| 14 | 1110 | - | 4.375 |
| 15 | 1111 | - | 4.6875 |

The programmability of the internal reference voltages allows adjusting the internal voltage range to the range of the external analog input voltage or it may be used to increase the resolution of the converted analog input voltage by starting a second conversion with a compressed internal reference voltage range close to the previously measured analog value. Figures 7-30 and 7-31 illustrate these applications.


Figure 7-30
Adjusting the Internal Reference Voltages to the Range of the External Analog Input Voltages


Figure 7-31
Increasing the Resolution by a Second Conversion

The external reference voltage supply need only be applied when the A/D converter is used, otherwise the pins $V_{\text {AREF }}$ and $V_{\text {AGND }}$ may be left unconnected. The reference voltage supply has to meet some requirements concerning the level of $V_{\text {AGND }}$ and $V_{\text {AREF }}$ and the output impedance of the supply voltage (see also "A/D Converter Characteristics" in the data sheet).

- The voltage $V_{\text {AREF }}$ must meet the following specification:

$$
V_{\text {AREF }}=V_{\mathrm{CC}}+/-5 \%
$$

- The voltage $V_{\text {AGND }}$ must meet a similar specification: $V_{\mathrm{AGND}}=V_{\mathrm{SS}}+1-0.2 \mathrm{~V}$
- The differential output impedance of the analog reference supply voltage should be less than $1 \mathrm{k} \Omega$.

If the above mentioned operating conditions are not met the accuracy of the converter may be decreased.

Furthermore, the analog input voltage $V_{\text {AINPUT }}$ must not exceed the range from ( $V_{\text {AGND }}-0.2 \mathrm{~V}$ ) to ( $V_{\text {AREF }}+0.2 \mathrm{~V}$ ). Otherwise, a static input current might result at the corresponding analog input which will also affect the accuracy of the other input channels.

### 7.4.3 A/D Converter Timing

A conversion is internally started by writing into special function register DAPR (ADEX = 0). A write-to-DAPR will start a new conversion even if a conversion is currently in progress. The conversion begins with the next machine cycle and the busy flag BSY will be set. When external start is selected ( $\operatorname{ADEX}=1$ ) the conversion starts in the machine cycle following the one where the low level was detected at P6.0/ADST.
The conversion procedure is divided into three parts:

## Load time ( $t_{1}$ ):

During this time the analog input capacitance $C_{1}$ (see data sheet) must be loaded to the analog input voltage level. The external analog source needs to be strong enough to source the current to load the analog input capacitance during the load time. This causes some restrictions for the impedance of the analog source.

## Sample time ( $t_{\text {s }}$ ):

During this time the internal capacitor array is connected to the selected analog input channel. The sample time includes the load time which is described above. After the load time has passed the selected analog input must be held constant for the rest of the sample time. Otherwise the internal calibration of the comparator circuitry could be affected which might result in a reduced accuracy of the converter. However, in typical applications a voltage change of approx. $200-300 \mathrm{mV}$ at the inputs during this time has no effect.

Conversion time ( $t_{\mathrm{c}}$ ):
The conversion time $t_{\mathrm{C}}$ includes the sample and load time. Thus, $t_{\mathrm{C}}$ is the total time required for one conversion. After the load time and sample time have elapsed, the conversion itself is performed during the rest of $t_{\mathrm{c}}$. In the last machine cycle the converted result is moved to ADDAT; the busy flag (BSY) is cleared before. The A/D converter interrupt is generated by bit IADC in register IRCON. IADC is already set some cycles before the result is written to ADDAT. The flag IADC is set before the result is available in ADDAT because the shortest possible interrupt latency time is taken into account in order to ensure optimal performance. Thus, the converted result appears at the same time in ADDAT when the first instruction of the interrupt service routine is executed. Similar considerations apply to the timing of the flag BSY where usually a "JB BSY,\$" instruction is used for polling.

If a continuous conversion is established, the next conversion is automatically started in the machine cycle following the last cycle of the previous conversion.


Figure 7-32
Timing Diagram of an A/D Converter

### 7.5 The Compare/Capture Unit (CCU)

The compare/capture unit is one of the SAB 80C517's most powerful peripheral units for use in all kinds of digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc.
The CCU consists of two 16-bit timer/counters with automatic reload feature and an array of 13 compare or compare/capture registers. A set of six control registers is used for flexible adapting of the CCU to a wide variety of user's applications.
The CCU is the ideal peripheral for various automotive control applications (ignition/injection control, anti-lock brakes, etc.) as well as for industrial applications (DC, three-phase AC, and stepper motor control, frequency generation, digital-to-analog conversion, process control, etc.)
The detailed description in the following sections refers to the CCU's functional blocks as listed below:

- Timer 2 with $f_{\text {osc }} / 12$ input clock, 2-bit prescaler, (4-bit prescaler, in SAB 80 C 517 identification mark "BB" or later), 16-bit reload, counter/gated timer mode and overflow interrupt request.
- Compare timer with $f_{\text {osc }} / 2$ input clock, 8 -bit prescaler, 16 -bit reload and overflow interrupt request.
- Compare/(reload/)capture register array consisting of four different kinds of registers: one 16-bit compare/reload/capture register, three 16-bit compare/capture registers, one 16-bit compare/capture register with additional "concurrent compare" feature, eight 16-bit compare registers with timer-overflow controlled loading.

Altogether the register array may control up to 21 output lines and can request up to 7 independent interrupts.
For brevity, in the following text all double-byte compare, compare/capture or compare/reload/ capture registers are called CMx ( $x=0 \ldots 7$ ), CCx $(x=0 \ldots 4)$ or CRC register, respectively.
The block diagram in figure 7-33 shows the general configuration of the CCU. All CCx registers and the CRC register are exclusively assigned to timer 2 . Each of the eight compare registers CMO through CM7 can either be assigned to timer 2 or to the faster compare timer, e.g. to provide up to 8 PWM channels. The assignment of the CMx registers - which can be done individually for every single register - is combined with an automatic selection of one of the two possible compare modes.

Port 5, port 4 and seven lines of port 1 have alternate functions dedicated to the CCU. These functions are listed in table 7-8. Normally each register controls one dedicated output line at the ports. Register CC4 is an exception as it can manipulate up to nine output lines (one at port 1.4 and the other eight at port 5) concurrently. This feature, the "concurrent compare", is described in section 7.5.5.1.

Note that for an alternate input function the port-bit latch has to be programmed with a '1'. For bit latches of port pins that are used as compare outputs, the value to be written to the bit latches depends on the compare mode established.
A list of all special function registers concerned with the CCU is given in table 7-9.


Figure 7-33
Block Diagram of the CCU

Table 7-8
Alternate Port Functions of the CCU

| Pin Symbol | Pin <br> No.1) | Alternate Function |
| :--- | :--- | :--- |
| P5.0/CCM0 | 68 | Concurrent compare 0 |
| P5.1/CCM1 | 67 | Concurrent compare 1 |
| P5.2/CCM2 | 66 | Concurrent compare 2 |
| P5.3/CCM3 | 65 | Concurrent compare 3 |
| P5.4/CCM4 | 64 | Concurrent compare 4 |
| P5.5/CCM5 | 63 | Concurrent compare 5 |
| P5.6/CCM6 | 62 | Concurrent compare 6 |
| P5.7/CCM7 | 61 | Concurrent compare 7 |
| P4.7/CM7 | 9 | Comp. output for the CM7 reg. |
| P4.6/CM6 | 8 | Comp. output for the CM6 reg. |
| P4.5/CM5 | 7 | Comp. output for the CM5 reg. |
| P4.4/CM4 | 6 | Comp. output for the CM4 reg. |
| P4.3/CM3 | 5 | Comp. output for the CM3 reg. |
| P4.2/CM2 | 3 | Comp. output for the CM2 reg. |
| P4.1/CM1 | 2 | Comp. output for the CM1 reg. |
| P4.0/CM0 | 1 | Comp. output for the CM0 reg. |
| P1.7/T2 | 29 | External count or gate input to timer 2 |
| P1.5/T2EX | 31 | External reload trigger input |
| P1.4/TNT2/CC4 | 32 | Comp. output/capture input for CC register 4 |
| P1.3/INT6/CC3 | 33 | Comp. output/capture input for CC register 3 |
| P1.2/INT5/CC2 | 34 | Comp. output/capture input for CC register 2 |
| P1.1/INT4/CC1 | 35 | Comp. output/capture input for CC register 1 |
| P1.0/INT3/CC0 | 36 | Comp. output/capture input for CRC register |

1) Pin numbering refers to the P-LCC-84 package

Table 7-9
Special Function Registers of the CCU

| Symbol | Description | Address |
| :---: | :---: | :---: |
| CCEN | Comp./capture enable reg. | $0^{0 C 1}{ }_{H}$ |
| CC4EN | Comp./capture 4 enable reg. | $0^{0 C 9} \mathrm{H}$ |
| CCH 1 | Comp./capture reg. 1, high byte | $\mathrm{OC3}_{\mathrm{H}}$ |
| CCH2 | Comp./capture reg. 2, high byte | ${ }^{0} \mathrm{C}_{5} \mathrm{H}$ |
| CCH3 | Comp./capture reg. 3, high byte | $0^{0 C 7}{ }^{\text {H }}$ |
| CCH4 | Comp./capture reg. 4, high byte | ${ }^{0} \mathrm{CF}_{\mathrm{H}}$ |
| CCL1 | Comp./capture reg. 1, low byte | ${ }^{0} \mathrm{C}^{2} \mathrm{H}$ |
| CCL2 | Comp./capture reg. 2, low byte | ${ }^{0} \mathrm{C}_{4} \mathrm{H}$ |
| CCL3 | Comp./capture reg. 3, low byte | ${ }^{0} \mathrm{C}_{6} \mathrm{H}$ |
| CCL4 | Comp./capture reg. 4, low byte | ${ }^{0} \mathrm{CE}_{\mathrm{H}}$ |
| CMEN | Compare enable register | ${ }^{0} \mathrm{~F}_{6} \mathrm{H}$ |
| CMH0 | Compare reg. 0, high byte | $0^{0 D 3} \mathrm{H}$ |
| CMH1 | Compare reg. 1, high byte | 0D5H |
| CMH2 | Compare reg. 2, high byte | 0D7H |
| CMH3 | Compare reg. 3, high byte | $0^{0 E 3} \mathrm{H}$ |
| CMH4 | Compare reg. 4, high byte | $0^{0 E 5} \mathrm{H}$ |
| CMH5 | Compare reg. 5, high byte | $0^{0 E 7} \mathrm{H}$ |
| CMH6 | Compare reg. 6, high byte | ${ }^{0} \mathrm{~F}_{3} \mathrm{H}$ |
| CMH7 | Compare reg. 7, high byte | ${ }^{0} \mathrm{~F}_{5} \mathrm{H}$ |
| CMLO | Compare reg. 0, low byte | 0D2H |
| CML1 | Compare reg. 1, low byte | 0D4H |
| CML2 | Compare reg. 2, low byte | 0D6H |
| CML3 | Compare reg. 3, low byte | $0^{08}{ }^{2} \mathrm{H}$ |
| CML4 | Compare reg. 4, low byte | $0^{0 E 4} \mathrm{H}$ |
| CML5 | Compare reg. 5, low byte | 0E6H |
| CML6 | Compare reg. 6, low byte | $0^{0} \mathrm{~F}^{2} \mathrm{H}$ |
| CML7 | Compare reg. 7, low byte | $0^{054} \mathrm{H}$ |
| CMSEL | Compare input select | ${ }^{0 F 7}{ }^{\text {H }}$ |
| CRCH | Com./rel./capt. reg., high byte | ${ }^{0} \mathrm{CB}_{\mathrm{H}}$ |
| CRCL | Com./rel./capt. reg., low byte | ${ }^{0} \mathrm{CA}_{\mathrm{H}}$ |
| CTCON | Com. timer control reg. | ${ }^{0 E} 1^{\text {H }}$ |
| CTRELH | Com. timer rel. reg., high byte | $\mathrm{ODF}_{\mathrm{H}}$ |
| CTRELL | Com. timer rel. reg., low byte | $\mathrm{ODE}_{\mathrm{H}}$ |
| IRCON | Interrupt control register | ${ }^{0} \mathrm{COH}$ |
| TH2 | Timer 2, high byte | $\mathrm{OCD}_{\mathrm{H}}$ |
| TL2 | Timer 2, low byte | ${ }^{0} \mathrm{CC} \mathrm{C}_{\mathrm{H}}$ |
| T2CON | Timer 2 control register | ${ }^{0} \mathrm{CBH}_{\mathrm{H}}$ |

### 7.5.1 Timer 2

Timer 2 is one of the two 16 -bit time bases of the compare/capture unit. It can operate as timer, event counter, or gated timer. The block diagram in figure 7-34 a) shows the general configuration of the timer 2.


Figure 7-34 a)

## Block Diagram of Timer 2

## Timer Mode

In timer function, the count rate is derived from the oscillator frequency. A 2:1 prescaler offers the possibility of selecting a count rate of $1 / 12$ or $1 / 24$ of the oscillator frequency. Thus, the 16 -bit timer register (consisting of TH2 and TL2) is either incremented in every machine cycle or in every second machine cycle. The prescaler is selected by bit T2PS in special function register T2CON (see figure 7-35). If T2PS is cleared, the input frequency is $1 / 12$ of the oscillator frequency; if T2PS is set, the $2: 1$ prescaler gates $1 / 24$ of the oscillator frequency to the timer.

## Gated Timer Mode

In gated timer function, the external input pin T2 (P1.7) functions as a gate to the input of timer 2. If T2 is high, the internal clock input is gated to the timer. T2 $=0$ stops the counting procedure. This will facilitate pulse width measurements. The external gate signal is sampled once every machine cycle (for the exact port timing, please refer to section 7.1 "Parallel I/O").

## Event Counter Mode

In the counter function, the timer 2 is incremented in response to a 1-to-0 transition at its corresponding external input pin T2 (P1.7). In this function, the external input is sampled every machine cycle. When the sampled inputs show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the timer register in the cycle following the one in which the transition was detected. Since it takes two machine cycles (24 oscillator periods) to recognize a 1 -to- 0 transition, the maximum count rate is $1 / 24$ of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle (see also section 7.1 "Parallel I/O" for the exact sample time at the port pin P1.7).

## Note:

The prescaler must be off for proper counter operation of timer 2, i.e. T2PS must be 0 .
In either case, no matter whether timer 2 is configured as timer, event counter, or gated timer, a rolling-over of the count from all 1's to all 0's sets the timer overflow flag TF2 (bit 6 in SFR IRCON, interrupt request control) which can generate an interrupt.
If TF2 is used to generate a timer overflow interrupt, the request flag must be cleared by the interrupt service routine as it could be necessary to check whether it was the TF2 flag or the external reload request flag EXF2 which requested the interrupt (for EXF2 see below). Both request flags cause the program to branch to the same vector address.

The input clock to timer 2 is selected by bits T2I0, T211, and T2PS as listed in figure 7-35.

## Reload of Timer 2

The reload mode for timer 2 is selected by bits T2R0 and T2R1 in SFR T2CON as listed in figure 7-34 b). Two reload modes are selectable:

In mode 0, when timer 2 rolls over from all 1's to all 0's, it not only sets TF2 but also causes the timer 2 registers to be loaded with the 16 -bit value in the CRC register, which is preset by software. The reload will happen in the same machine cycle in which TF2 is set, thus overwriting the count value 0000 H .
In mode 1, a 16-bit reload from the CRC register is caused by a negative transition at the corresponding input pin T2EX/P1.5. In addition, this transition will set flag EXF2, if bit EXEN2 in SFR IEN1 is set.

If the timer 2 interrupt is enabled, setting EXF2 will generate an interrupt. The external input pin T2EX is sampled in every machine cycle. When the sampling shows a high in one cycle and a low in the next cycle, a transition will be recognized. The reload of timer 2 registers will then take place in the cycle following the one in which the transition was detected.


Figure 7-34 b)
Timer 2 in Reload Mode

Figure 7-35
Special Function Register T2CON

|  | $\mathrm{OCF}_{\mathrm{H}}$ | $\mathrm{OCE}_{\mathrm{H}}$ | $0 \mathrm{CD}_{\mathrm{H}}$ | ${ }^{0} \mathrm{CC}_{\mathrm{H}}$ | $\mathrm{OCB}_{\mathrm{H}}$ | $0^{0 C A}{ }_{H}$ | $0^{0 C 9}{ }_{H}$ | 0C8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \mathrm{C} 8_{\mathrm{H}}$ | T2PS | I3FR | I2FR | T2R1 | T2R0 | T2CM | T211 | T210 | T2CON |

These bits are not used in controlling the CCU.
Timer 2 control register. Bit-addressable register which controls timer 2 function and compare mode of registers CRC, CC1 to CC3.

| Bit |  | Symbol |
| :---: | :---: | :---: |
| T211 | T210 | Timer 2 input selection <br> No input selected, timer 2 stops <br> Timer function input frequency $=f_{\text {osd }} / 12($ T2PS $=0)$ or $f_{\text {osc }} / 24($ T2PS $=1)$ Counter function, external input controlled by pin T2/P1.7. Gated timer function, input controlled by pin T2/P1.7 |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |
| T2R1 | T2R0 | Timer 2 reload mode selection |
| 0 | X | Reload disabled |
| 1 | 0 | Mode 0: auto-reload upon timer 2 overflow (TF2) |
| 1 | 1 | Mode 1: reload upon falling edge at pin T2EX/P1.5. |
|  |  | Compare mode bit for registers CRC, CC1 through CC3. When set, compare mode 1 is selected. T2CM $=0$ selects compare mode 0 . |
|  |  | Prescaler select bit. When set, timer 2 is clocked in the "timer" or "gated timer" function with $1 / 24$ of the oscillator frequency. <br> T2PS $=0$ gates $f_{\text {osc }} / 12$ to timer 2. T2PS must be 0 for the counter operation of timer 2. |

### 7.5.2 The Compare Timer

This timer - the fourth timer in the SAB 80C517 - is implemented to function as a fast 16-bit time base for the compare registers CM0 to CM7. The compare timer combine with the CMx registers can be employed as high-speed output unit or as a fast 16-bit pulse-width modulator unit. For this case, every CMx register assigned to the compare timer automatically operates in compare mode 0: a compare timer overflow sets the corresponding output line at port 4 to low level, a compare match pulls the pin high again (see also section 7.5.4.1).
The minimum resolution attainable at the port 4 outputs is $t_{\mathrm{CYCLE}} / 6$ (appr. 166.6 ns at $f_{\mathrm{OSC}}=12 \mathrm{MHz}$ ). The compare timer is provided with a 16 -bit auto-reload and an 8 -bit prescaler for a very high flexibility concerning timer period length and input clock frequency. A block diagram of the compare timer is shown in figure 7-36.

## Input Clock Selection

The compare timer receives its input clock from a programmable prescaler which provides eight different input frequencies: $f_{\text {osc }} / 2, f_{\text {osc }} / 4, f_{\text {osc }} / 8, f_{\text {osc }} / 16, f_{\text {osc }} / 32, f_{\text {osc }} / 64, f_{\text {osc }} / 128, f_{\text {osc }} / 256$. The selection can be done in a three-bit field (binary coded) in special function register CTCON (see figure 7-37). Register CTCON can be written to at any time, its default value after reset is $00_{\mathrm{H}}$ (that is $f_{\text {osd }} / 2$ input frequency).


Figure 7-36
Compare Timer Block Diagram

## Programming the Compare Timer in Auto-Reload Operation

The compare timer is, once started, a free-running 16 -bit timer, which upon overflow is automatically reloaded by the contents of the special function register CTRELL (compare timer reload register, low byte) and CTRELH (compare timer reload register, high byte). An initial writing to the reload register CTRELL (the low byte) starts the timer. If the compare timer is already running, a write-to-CTRELL again triggers an instant reload of the timer, in other words restarts the timer in the cycle following the write instruction with the count being loaded to the reload registers CTRELH/ CTRELL.

Figure 7-37
Compare Timer Control Register CTCON

${ }^{2} \mathrm{OE}_{1} \mathrm{H}$ T2PS1 | T2 | - | - | - | CTF | CLK2 | CLK1 | CLK0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CTCON |  |  |  |  |  |  |  |

Compare timer control register. Contains clock selection bits for the compare timer, the compare timer overflow flag and the control bit for the timer 2 prescaler.

| Bit | Function |
| :--- | :--- |
| CLK2 | Compare timer input clock selection. See table below. |
| CLK1 <br> CLK0 | Compare timer overflow flag. Bit is cleared by hardware. If the compare <br> timer interrupt is enabled, CTF $=1$ will cause an interrupt. |
| CTF | Prescaler select bit for timer 2 <br> T2PS1 must be 0 for the counter operation of timer 2. |
| T2PS1 |  |


| CLK2 | CLK1 | CLKO | Function |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Compare timer input clock is $f_{\text {osc }} / 2$ |
| 0 | 0 | 1 | Compare timer input clock is $f_{\text {osc }} / 4$ |
| 0 | 1 | 0 | Compare timer input clock is $f_{\text {osc }} / 8$ |
| 0 | 1 | 1 | Compare timer input clock is $f_{\text {osc }} / 16$ |
| 1 | 0 | 0 | Compare timer input clock is $f_{\text {osc }} / 32$ |
| 1 | 0 | 1 | Compare timer input clock is $f_{\text {osc }} / 64$ |
| 1 | 1 | 0 | Compare timer input clock is $f_{\text {osc }} / 128$ |
| 1 | 1 | 1 | Compare timer input clock is $f_{\text {osc }} / 256$ |

When the reload register is to be loaded with a 16 -bit value, the high byte of CTREL must be written first to ensure a determined start or restart position. Writing to the low byte then triggers the actual reload procedure mentioned above. The 16-bit reload value can be overwritten at any time.

## Overflow Interrupt of the Compare Timer

The compare timer has - as any other timer in the SAB 80C517-its own interrupt request flag, which is in this case called CTF. This flag is located in register CTCON.CTF and is set when the timer count rolls over from all ones to the reload value.

The overflow interrupt eases e.g. software control of pulse width modulated output signals. A periodic interrupt service routine caused by an overflow of the compare timer can be used to load new values in the assigned compare registers and thus change the corresponding PWM output accordingly.
Please refer to section 8 for details about the overflow interrupt (enabling, vector address, priority, etc.).

### 7.5.3 Compare Function in the CCU

The compare function of a timer/register combination can be described as follows. The 16-bit value stored in a compare or compare/capture register is compared with the contents of the timer register. If the count value in the timer register matches the stored value, an appropriate output signal is generated at a corresponding port pin.
The contents of a compare register can be regarded as 'time stamp' at which a dedicated output reacts in a predefined way (either with a positive or negative transition). Variation of this 'time stamp' somehow changes the wave of a rectangular output signal at a port pin. This may - as a variation of the duty cycle of a periodic signal - be used for pulse width modulation as well as for a continually controlled generation of any kind of square wave forms. In the case of the SAB 80C517, two compare modes are implemented to cover a wide range of possible applications (see section 7.5.4 below).
In the SAB 80C517-thanks to the high number of 13 compare registers and two associated timers - several timer/compare register combinations are selectable. In some of these configurations one of the two compare modes may be freely selected, others, however, automatically establish a compare mode. In the following the two possible modes are generally discussed. This description will be referred to in later sections where the compare registers are described.

### 7.5.4 Compare Modes of the CCU

As already mentioned, there are only a few compare registers with their corresponding port circuitry which are able to serve both compare modes. In most cases the mode is automatically set depending on the timer which is used as time base or depending on the port which outputs the compare signal.

### 7.5.4.1 Compare Mode 0

In mode 0 , upon matching the timer and compare register contents, the output signal changes from low to high. It goes back to a low level on timer overflow. As long as compare mode 0 is enabled, the appropriate output pin is controlled by the timer circuit only, and not by the user. Writing to the port will have no effect. Figure 7-38 shows a functional diagram of a port latch in compare mode 0. The port latch is directly controlled by the two signals timer overflow and compare. The input line from the internal bus and the write-to-latch line are disconnected when compare mode 0 is enabled.

Compare mode 0 is ideal for generating pulse width modulated output signals, which in turn can be used for digital-to-analog conversion via a filter network or by the controlled device itself (e.g. the inductance of a DC or AC motor). Mode 0 may also be used for providing output clocks with initially defined period and duty cycle. This is the mode which needs the least CPU time. Once set up, the output goes on oscillating without any CPU intervention. Figure 7-39 illustrates the function of compare mode 0.

For some information on how to operate a timer/compare register configuration to generate PWM signals (e.g. by using a compare interrupt), please refer to chapter 7.5 .5 where more details about the configurations can be found, or to chapter 10 where two application examples are provided.


Figure 7-38
Port Latch in Compare Mode 0

## Modulation Range of a PWM Signal and Differences between the Two Timer/Compare Register Configurations in the CCU

There are two timer/compare register configurations in the CCU which can operate in compare mode 0 (either timer 2 with a CCx (CRC and CC1 to CC4) register or the compare timer with a CMx register). They basically operate in the same way, but show some differences concerning their modulation range when used for PWM.

Generally it can be said that for every PWM generation with n-bit wide compare registers there are $2^{n}$ different settings for the duty cycle. Starting with a constant low level ( $0 \%$ duty cycle) as the first setting, the maximum possible duty cycle then would be

$$
\left(1-1 / 2^{n}\right) \times 100 \%
$$

This means that a variation of the duty cycle from $0 \%$ to real $100 \%$ can never be reached if the compare register and timer register have the same length. There is always a spike which is as long as the timer clock period.
In the SAB 80C517 there are two different modulation ranges for the above mentioned two timer/ compare register combinations. The difference is the location of the above spike within the timer period: at the end of a timer period or at the beginning plus the end of a timer period. Please refer to the description of the relevant timer/register combination in section 7.5.5.1 or 7.5.5.2 for details.


Figure 7-39
Function of Compare Mode 0

### 7.5.4.2 Compare Mode 1

In compare mode 1, the software adaptively determines the transition of the output signal. This mode can only be selected for compare registers assigned to timer 2 . It is commonly used when output signals are not related to a constant signal period (as in a standard PWM generation) but must be controlled very precisely with high resolution and without jitter. In compare mode 1, both transitions of a signal can be controlled. Compare outputs in this mode can be regarded as high speed outputs which are independent of the CPU activity.
If mode 1 is enabled, and the software writes to the appropriate output latch at the port, the new value will not appear at the output pin until the next compare match occurs. Thus, one can choose whether the output signal is to make a new transition (1-to-0 or 0-to-1, depending on the actual pinlevel) or should keep its old value at the time the timer 2 count matches the stored compare value.
Figure 7-40 shows a functional diagram of a timer/compare register/port latch configuration in compare mode 1. In this function, the port latch consists of two separate latches. The upper latch (which acts as a "shadow latch") can be written under software control, but its value will only be transferred to the output latch (and thus to the port pin) in response to a compare match.
Note that the double latch structure is transparent as long as the internal compare signal is active. While the compare signal is active, a write operation to the port will then change both latches. This may become important when driving timer 2 with a slow external clock. In this case the compare signal could be active for many machine cycles in which the CPU could unintentionally change the contents of the port latch. For details see also section 7.5.5.1 "Using Interrupts in Combination with the Compare Function".

A read-modify-write instruction (see section 7.1) will read the user-controlled "shadow latch" and write the modified value back to this "shadow-latch". A standard read instruction will - as usual - read the pin of the corresponding compare output.


Figure 7-40
Compare Function of Compare Mode 1

### 7.5.5 Timer/Compare Register Configurations in the CCU

The compare function and the reaction of the corresponding outputs depend on the timer/compare register combination. Basically, all compare functions implemented in the SAB 80(C) 515 can also be used in the SAB 80C517. Furthermore, the SAB 80C517 has nine further compare registers and an additional 16 -bit timer, thus providing a high flexibility in assigning compare registers to timers and output lines.

Table 7-10 shows possible configurations of the CCU and the corresponding compare modes which can be selected. The following sections describe the function of these configurations.

Table 7-10
CCU Configurations

| Assigned <br> Timer | Compare <br> Register | Compare Output at | Possible Modes |
| :--- | :--- | :--- | :--- |
| Timer 2 | CRCH/CRCL | P1.0/INT3/CC0 | Comp. mode 0, 1 + Reload |
|  | CCH1/CCL1 | P1.1/INT4/CC1 | Comp. mode 0, 1 |
|  | CCH2/CCL2 | P1.2/INT5/CC2 | Comp. mode 0, 1 |
|  | CCH3/CCL3 | P1.3/INT6/CC3 | Comp. mode 0, 1 |
|  | CCH4/CCL4 | P1.4/INT2/CC4 | Comp. mode 0, 1 |
|  |  |  |  |
|  | CCH4/CCL4 | P5.0/CCM0 | Comp. mode 1 |
|  | $:$ | $\vdots$ | Comp. mode 1 |
|  | CCH4/CCL4 | P5.7/CCM7 |  |
|  | CMH0/CML0 | P4.0/CM0 | Comp. mode 1 |
|  | $:$ | $:$ | $:$ |
|  | CMH7/CML7 | P4.7/CM7 | Comp. mode 1 |
| Compare | CMH0/CML0 | P4.0/CM0 | Comp. mode 0 (with shadow latches) |
| timer | $:$ | $:$ | $:$ |
|  | CMH7/CML7 | P4.7/CM7 | Comp. mode 0 (with shadow latches) |

### 7.5.5.1 Compare Function of Timer 2 with Registers CRC, CC1 to CC4

## Compare Function of Registers CRC, CC1 to CC3

The compare function of registers CRC, CC1 to CC3 is completely compatible with the corresponding function of the SAB $80(\mathrm{C}) 515$. Registers CRC, CC1 to CC3 are permanently connected to timer 2.

All four registers are multifunctional as they additionally provide a capture (see section 7.5.6) or a reload capability (the CRC register only, see section 7.5.1). A general selection of the function is done in register CCEN (see figure 7-41). For compare function they can be used in compare mode 0 or 1 , respectively. The compare mode is selected by setting or clearing bit T2CM in special function register T2CON.

Figure 7-41
Special Function Register CCEN

${ }^{0 C} 1_{H}$ | COCAH3 | COCAL3 COCAH2 COCAL2 | COCAH1 | COCAL1 | COCAH0 | COCALO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Compare/capture enable register selects compare or capture function for register CRC, CC1 to CC3.

| Bit |  | Function |
| :---: | :---: | :--- |
| COCAH0 | COCAL0 | Compare/capture mode for CRC register |
| 0 | 0 | Compare/capture disabled |
| 0 | 1 | Capture on falling/rising edge at pin |
| 1 |  | P1.0/INT3/CC0 |
| 1 | 0 | Compare enabled |
| COCAH1 | 1 | Capture on write operation into register CRCL |
| 0 | COCAL1 | Compare/capture mode for CC register $\mathbf{1}$ |
| 0 | 0 | Compare/capture disabled |
| 1 | 1 | Capture on rising edge at pin P1.1/INT4/CC1 |
| 1 | 0 | Compare enabled |
| COCAH2 | 1 | Capture on write operation into register CCL1 |
| 0 | COCAL2 | Compare/capture mode for CC register $\mathbf{2}$ |
| 0 | 0 | Compare/capture disabled |
| 1 | 1 | Capture on rising edge at pin P1.2/INT5/CC2 |
| 1 | 0 | Compare enabled |
| COCAH3 | 1 | Capture on write operation into register CCL2 |
| 0 | COCAL3 | Compare/capture mode for CC register $\mathbf{3}$ |
| 0 | 0 | Compare/capture disabled |
| 1 | 1 | Capture on rising edge at pin P1.3/INT6/CC3 |
| 1 | 0 | Compare enabled |

Figure 7-42 and 7-43 show the general timer/compare register/port latch configuration for registers CRC and CC1 to CC4 in compare mode 0 and compare mode 1 . Please note that the compare interrupts of registers CRC and CC4 can be programmed to be negative or positive transition activated. Compare interrupts for the CC1 to CC3 registers are always positive transition activated.


Figure 7-42
Timer 2 with Registers CCx (= CRC and CC1 to CC4) in Compare Mode 0


Figure 7-43
Timer 2 with Registers CCx (= CRC and CC1 to CC4) in Compare Mode 1

## Modulation Range in Compare Mode 0

As already mentioned in the general description of compare mode 0 (section 7.5.4), a $100 \%$ variation of the duty cycle of a PWM signal cannot be reached. A time portion of $1 /\left(2^{n}\right)$ of an $n$-bit timer period is always left over. This "spike" may either appear when the compare register is set to the reload value (limiting the lower end of the modulation range) or it may occur at the end of a timer period.

In a timer 2/CCx register configuration in compare mode 0 this spike is divided into two halves: one at the beginning when the contents of the compare register is equal to the reload value of the timer; the other half when the compare register is equal to the maximum value of the timer register (here: $0 F F F F_{\mathrm{H}}$ ). Please refer to figure 7-44 where the maximum and minimum duty cycle of a compare output signal is illustrated. Timer 2 is incremented with the machine clock ( $f_{\text {osc }} / 12$ ), thus at $12-\mathrm{MHz}$ operational frequency, these spikes are both approx. 500 ns long.


Figure 7-44

## Modulation Range of a PMW Signal Generated with a Timer 2/CCx Register Combination in Compare Mode 0

The following example shows how to calculate the modulation range for a PWM signal. To calculate with reasonable numbers, a reduction of the resolution to 8 -bit is used. Otherwise (for the maximum resolution of 16 -bit) the modulation range would be so severely limited that it would be negligible.

## Example:

Timer 2 in auto-reload mode; contents of reload register CRC $=0 \mathrm{FFO} 0_{\mathrm{H}}$
Restriction of module. Range $=\frac{1}{256 \times 2} \times 100 \%=0.195 \%$
This leads to a variation of the duty cycle from $0.195 \%$ to $99.805 \%$ for a timer 2/CCx register configuration when 8 of 16 bits are used.

## Compare Function of Register CC4; "Concurrent Compare"

Compare register CC4 is new in the SAB 80C517 and permanently assigned to timer 2. It has its own compare/capture enable register CC4EN (see figure 7-47). Register CC4 can be set to operate as any of the other CC registers (see also figures 7-42 and 7-43). Its output pin is P1.4/ CC4/INT2 and it has a dedicated compare mode select bit COMO located in register CC4EN.
In addition to the standard operation in compare mode 0 or 1 , there is another feature called 'concurrent compare' which is just an application of compare mode 1 to more than one output pin. Concurrent compare means that the comparison of CC4 and timer 2 can manipulate up to nine port pins concurrently. A standard compare register in compare mode 1 normally transfers a preprogrammed signal level to a single output line. Register CC4, however, is able to put a 9-bit pattern to nine output lines. The nine output lines consist of one line at port P1.4 (which is the standard output for register CC4) and an additional eight lines at port 5 (see figure 7-45).
Concurrent compare is an ideal and effective option where more than one synchronous output signal is to be generated. Applications including this requirement could among others be a complex multiple-phase stepper motor control as well as the control of ignition coils of a car engine. All these applications have in common that predefined bit-patterns must be put to an output port at a precisely predefined moment. This moment refers to a special count of timer 2, which was loaded to compare register CC4.
Figure 7-46 gives an example of how to generate eight different rectangular wave forms at port 5 using a pattern table and a time schedule for these patterns. The patterns are moved into port 5 before the corresponding timer count is reached. The (future) timer count at which the pattern shall appear at the port must be loaded to register CC4. Thus the user can mask each port bit differently depending on whether he wants the output to be changed or not.
Concurrent compare is enabled by setting bit COCOEN in special function register CC4EN. A '1' in this bit automatically sets compare mode 1 for register CC4, too. A 3-bit field in special function register CC4EN determines the additional number of output pins at port 5. Port P1.4/CC4/INT2 is used as a standard output pin in any compare mode for register CC4.


Figure 7-45
"Concurrent Compare" Function of Register CC4


Figure 7-46
Example for a "Concurrent Compare" at Port 5

Figure 7-47
Compare/Capture Enable Register CC4EN


Selects compare or capture function, number of concurrent compares and compare mode of register CC4.

| Bit |  |  | Function |
| :---: | :---: | :---: | :---: |
| COCAH4 |  | COCAL4 | Compare/capture mode for CC4 register |
| 0 |  | 0 | Compare/capture disabled |
| 0 |  | 1 | Capture on falling/rising edge at pin P1.0/INT2/CC4 |
| 1 |  | 0 | Compare enabled |
| 1 |  | 1 | Capture on write operation into register CC4L. |
|  | COMO |  | Compare mode bit. When set compare mode 1 is selected for CC4. <br> COMO $=0$ selects compare mode 0 . |
|  | COCOEN |  | Enables the compare mode 1 and the concurrent compare output for CC4. <br> Setting of this bit automatically sets bit COMO. |
|  | COCON2 COCON1 COCONO |  | Selects additional concurrent compare outputs at port 5 . See table below. |


| COCON2 | COCON1 | COCON0 | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | One additional output of CC4 at P5.0 |
| 0 | 0 | 1 | Additional outputs of CC4 at P5.0 to P5.1 |
| 0 | 1 | 0 | Additional outputs of CC4 at P5.0 to P5.2 |
| 0 | 1 | 1 | Additional outputs of CC4 at P5.0 to P5.3 |
| 1 | 0 | 0 | Additional outputs of CC4 at P5.0 to P5.4 |
| 1 | 0 | 1 | Additional outputs of CC4 at P5.0 to P5.5 |
| 1 | 1 | 0 | Additional outputs of CC4 at P5.0 to P5.6 |
| 1 | 1 | 1 | Additional outputs of CC4 at P5.0 to P5.7 |

## Using Interrupts in Combination with the Compare Function

The compare service of registers CRC, CC1, CC2, CC3 and CC4 is assigned to alternate output functions at port pins P1.0 to P1.4. Another option of these pins is that they can be used as external interrupt inputs. However, when using the port lines as compare outputs then the input line from the port pin to the interrupt system is disconnected (but the pin's level can still be read under software control). Thus, a change of the pin's level will not cause a setting of the corresponding interrupt flag. In this case, the interrupt input is directly connected to the (internal) compare signal thus providing a compare interrupt.
The compare interrupt can be used very effectively to change the contents of the compare registers or to determine the level of the port outputs for the next "compare match". The principle is, that the internal compare signal (generated at a match between timer count and register contents) not only manipulates the compare output but also sets the corresponding interrupt request flag. Thus, the current task of the CPU is interrupted - of course provided the priority of the compare interrupt is higher than the present task priority - and the corresponding interrupt service routine is called. This service routine then sets up all the necessary parameters for the next compare event.

Some advantages in using compare interrupts:
Firstly, there is no danger of unintentional overwriting a compare register before a match has been reached. This could happen when the CPU writes to the compare register without knowing about the actual timer 2 count.

Secondly, and this is the most interesting advantage of the compare feature, the output pin is exclusively controlled by hardware therefore completely independent from any service delay which in real time applications could be disastrous. The compare interrupt in turn is not sensitive to such delays since it loads the parameters for the next event. This in turn is supposed to happen after a sufficient space of time.

Please note two special cases where a program using compare interrupts could show a "surprising" behavior:

The first configuration has already been mentioned in the description of compare mode 1. The fact that the compare interrupts are transition activated becomes important when driving timer 2 with a slow external clock. In this case it should be carefully considered that the compare signal is active as long as the timer 2 count is equal to the contents of the corresponding compare register, and that the compare signal has a rising and a falling edge. Furthermore, the "shadow latches" used in compare mode 1 are transparent while the compare signal is active.

Thus, with a slow input clock for timer 2, the comparator signal is active for a long time (= high number of machine cycles) and therefore a fast interrupt controlled reload of the compare register could not only change the "shadow latch" - as probably intended - but also the output buffer.

When using the CRC or CC4 register, you can select whether an interrupt should be generated when the compare signal goes active or inactive, depending on the status of bits I3FR or I2FR in T2CON, respectively.
Initializing the interrupt to be negative transition triggered is advisive in the above case. Then the compare signal is already inactive and any write access to the port latch just changes the contents of the "shadow-latch".

Please note that for CC registers 1 to 3 an interrupt is always requested when the compare signal goes active.
The second configuration which should be noted is when compare functions are combined with negative transition activated interrupts. If the port latch of port P1.0 or P.1.4 contains a 1 , the interrupt request flags IEX3 or IEX2 will immediately be set after enabling the compare mode for the CRC or CC4 register. The reason is that first the external interrupt input is controlled by the pin's level. When the compare option is enabled the interrupt logic input is switched to the internal compare signal, which carries a low level when no true comparison is detected. So the interrupt logic sees a 1-to-0 edge and sets the interrupt request flag.
An unintentional generation of an interrupt during compare initialization can be prevented if the request flag is cleared by software after the compare is activated and before the external interrupt is enabled.

### 7.5.5.2 Compare Function of Registers CM0 to CM7

The CCU of the SAB 80C517 contains another set of eight compare registers, an additional timer (the compare timer) and some control SFR in the CCU which have not been described yet. These compare registers and the compare timer are mainly dedicated to PWM applications.
The additional compare registers CM0 to CM7, however, are not permanently assigned to the compare timer, each register may individually be configured to work either with timer 2 or the compare timer as shown in table 7-10 on page 133.
The flexible assignment of the CMx registers allows an independent use of two time bases where by different application requirements can be met. Any CMx register connected to the compare timer automatically works in compare mode 0 e.g. to provide fast PWM with low CPU intervention. Together with timer $2, \mathrm{CMx}$ registers operate in compare mode 1 ; the latter configuration, which is described in the next section, allows the CPU to control the compare output transitions directly.
The assignment of the eight registers CM0 to CM7 to either timer 2 or to the compare timer is done by an 8-channel 2:1 multiplexer (shown in the general block diagram in figure 7-33). The multiplexer can be programmed by the corresponding bits in special function register CMSEL (see figure 7-48). The compare function itself can individually be enabled in the SFR CMEN (see figure 7-49).

Note however that these register are not bit-addressable, which means that the value of single bits can only be changed by AND-ing or OR-ing the register with a certain mask.

Figure 7-48
Special Function Register CMSEL

0F7H | CMSEL. 7 | CMSEL. 6 | CMSEL. 5 | CMSEL. 4 | CMSEL. 3 | CMSEL. 2 | CMSEL. 1 | CMSEL. 0 | CMSEL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Contains select bits for registers CM0 to CM7. When set, CMLx/CMHx are assigned to the compare timer and compare mode 0 is enabled. The compare registers are assigned to timer 2 if CMSELx $=0$. In this case compare mode 1 is selected.

| Bit | Function |
| :--- | :--- |
| CMSEL. 7 | Select bit for CM7 |
| CMSEL.6 | Select bit for CM6 |
| CMSEL. 5 | Select bit for CM5 |
| CMSEL.4 | Select bit for CM4 |
| CMSEL.3 | Select bit for CM3 |
| CMSEL. 2 | Select bit for CM2 |
| CMSEL. 10 | Select bit for CM1 |
| CMSEL. 0 | Select bit for CM0 |

Figure 7-49
Special Function Register CMEN

Contains enable bits for compare registers CM0 to CM7. When set, compare function is enabled and led to the output lines.

| Bit | Function |
| :--- | :--- |
| CMEN. 7 | Compare enable bit for CM7 |
| CMEN.6 | Compare enable bit for CM6 |
| CMEN. 5 | Compare enable bit for CM5 |
| CMEN.4 | Compare enable bit for CM4 |
| CMEN.3 | Compare enable bit for CM3 |
| CMEN.2 | Compare enable bit for CM2 |
| CMEN. 1 | Compare enable bit for CM1 |
| CMEN.0 | Compare enable bit for CM0 |

Flrst Configuration:<br>CMx Registers Assigned to the Compare Timer

Every CMx register switched to the compare timer as a time base operates in compare mode 0 and uses a port 4 pin as an alternate output function (see table 7-8: Alternate Port Functions of the CCU).

## - Modulation Range in Compare Mode 0

In the general description of compare mode 0 (section 7.5.4) and in the description of the timer 2/ CCx register configuration (section 7.5.5.1) it was mentioned that a compare output is restricted in its maximum or minimum duty cycle. There is always a time portion of $1 / 2^{n}$ (at $n$-bit timer length) which is left over. This "spike" may either appear when the compare register is set to the reload value (limiting the lower end of the modulation range) or it may occur at the end of a timer period as realized in this configuration. In a compare timer/CMx register configuration, the compare output is set to a constant high level if the contents of the compare registers are equal to the reload register (CTREL). The compare output shows a high level for one timer clock period when a CMx register is set to $0_{F F F F}^{H}$. Thus, the duty cycle can be varied from $0 . x x \%$ to $100 \%$ depending on the resolution selected (see calculation example in section 7.5.5.1). Please refer to figure 7-50 where the maximum and minimum duty cycle of a compare output signal is illustrated. One clock period of the compare timer is equal to one machine state ( $=2$ oscillator periods) if the prescaler is off. Thus, at $12-\mathrm{MHz}$ operational frequency the spike is approx. 166.6 ns long.

## - The "Timer Overflow Controlled" Loading

There is one great difference between a CMx register and the other previously described compare registers: compare outputs controlled by CMx registers have no dedicated interrupt function. They use a "timer overflow controlled loading" (further on called "TOC loading") to reach the same performance as an interrupt controlled compare. To show what this "TOC loading" is for, it will be explained more detailed in the following:

The main advantage of the compare function in general is that the controller's outputs are precisely timed by hardware, no matter which task is running on the CPU. This in turn means that the CPU normally does not know about the timer count. So, if the CPU writes to a compare register only in relation to the program flow, then it could easily be that a compare register is overwritten before the timer had the chance to reach the previously loaded compare value. Hence, there must be something to "synchronize" the loading of the compare registers to the running timer circuitry. This could either be an interrupt caused by the timer circuitry (as described before) or a special hardware circuitry.
a) $\mathrm{CMHx} / \mathrm{CMLX}=$ CTREL (maximum duty cycle)

b) $\mathrm{CMHX} / \mathrm{CMLX}=\mathrm{FFFF}_{H}$ (minimum duty cycle)

CTREL $\neq$ FFFF $_{H}$


Figure 7-50
Modulation Range of a PWM Signal Generated with a Compare Timer/CMx Register
Combination

Thus "TOC-loading" means that there is dedicated hardware in the CCU which synchronizes the loading of the compare registers CMx in such a way that there is no loss of compare events. It also relieves the CPU of interrupt load.
What does this hardware look like:
A CMx compare register in compare mode 0 consists of two latches. When the CPU tries to access a CMx register it only addresses a register latch and not the actual compare latch which is connected to the comparator circuit. The contents of the register latch may be changed by the CPU at any time because this change would never affect the compare event for the current timer period. The compare latch (the "actual" latch) holds the compare value for the present timer period. Thus the CPU only changes the compare event for the next timer period since the loading of the latch is performed by the timer overflow signal of the compare timer.
This means for an application which uses several PWM outputs that the CPU does not have to serve every single compare line by an individual interrupt. It only has to watch the timer overflow of the compare timer and may then set up the compare events of all compares for the next timer period. This job may take the whole current timer period since the TOC loading prevents unintentional overwriting of the actual (and prepared) value in the compare latch.


Figure 7-51
Compare Function of a CMx Register Assigned to the Compare Timer

Figure 7-51 shows a more detailed block diagram of a CMx register connected to the compare timer. It illustrates that the CPU can only access the special function register CMx; the actual compare latch is, however, loaded at timer overflow. The timer overflow signal also sets an interrupt request flag (CTF in register CTCON) which may be used to inform the CPU by an interrupt that a new timer cycle has started and that the compare values for the next cycle may be programmed from now on.

The activation of the TOC loading depends on a few conditions described in the following. A TOC loading is performed only if the CMLx register has been changed by the CPU. A write instruction to the low byte of the CMx register is used to enable the loading.

The 8-bit architecture of the SAB 80C517 requires such a defined enable mechanism because 16bit values are to be transferred in two portions (= two instructions).

Imagine the following situation: one instruction (e.g. loading the low byte of the compare register) is executed just before timer overflow and the other instruction (loading the high byte) after the overflow. If there were no "rule", the TOC loading would just load the new low byte into the compare latch. The high byte - written after timer overflow - would have to wait till the next timer overflow.

The mentioned condition for TOC loading prevents such undesired behavior. If the user writes the high byte first then no TOC loading will happen before the low byte has been written - even if there is a timer overflow in between. If the user just intends to change the low byte of the compare latch then the high byte may be left unaffected.

Summary of the above description of the TOC loading:

- The CMx registers are - when switched to the compare timer - protected from direct loading by the CPU. A register latch couple provides a defined load time at timer overflow.
- Thus, the CPU has a full timer period to load a new compare value: there is no danger of overwriting compare values which are still needed in the current timer period.
- When writing a 16-bit compare value, the high byte should be written first since the write-to-low-byte instruction enables a 16-bit wide TOC loading at next timer overflow.
- If there was no write access to a CMx low byte then no TOC loading will take place.
- Because of the TOC loading, all compare values written to CMx registers are only activated in the next timer period.


## Initializing the Compare Register/Compare Latch Circuit

Normally when the compare function is desired the initialization program would just write to the compare register (called 'register latch'). The compare latch itself cannot be accessed directly by a move instruction, it is exclusively loaded by the timer overflow signal.
In some very special cases, however, an initial loading of the compare latch could be desirable. If the following sequence is observed during initialization then latches, the register and the compare latch, can be loaded before the compare mode is enabled.

## Action:

Select compare mode 1 (CMSEL.x = 0).
Move the compare value for the first timer period to the compare register CMx (high byte first).

Switch on compare mode 0 (CMSEL. $x=1$ ).
Move the compere value for the second timer period to the compare register.

Enable the compare function
(CMEN. $x=1$ )
Set up the prescaler for the compare timer.
Set specific compare output to low level (CLR P4.x)

Start the compare timer with a desired value (write-to-CTREL)

## Comment:

This is also the default value after reset.
In compare mode 1 latch is loaded directly after a write-to-CMLx. Thus the value slips directly into the compare latch.

Now select the rigth compare mode.
The register latch is loaded. This value is used after the first timer overflow.

The compare output is switched to low level.

Compare function is initialized.
The output will oscillate.

## Second Configuration <br> CMx Registers Assigned to Timer 2

Any CMx register switched to timer 2 as a time base operates in compare mode 1. In this case CMx registers behave like any other compare register connected to timer 2 (e.g. the CRC or CCx registers). Please refer to the above description of compare mode 1 for further details.

Since there are no dedicated interrupts for the CMx compare outputs, again a buffered compare register structure is used to determine an exact 16 -bit wide loading of the compare value: the compare value is transferred to the actual compare latches at a write-to-CMLx instruction (low byte of CMx ). Thus, the CMx register is to be written in a fixed order, too: high byte first, low byte second. If the high byte may remain unchanged it is sufficient to load only the low byte. See figure 7-52, block diagram of a CMx register connected to timer 2.


Figure 7-52
CMx-Register Assigned to Timer 2

### 7.5.6 Capture Function in the CCU

Each of the four compare/capture registers CC1 to CC4 and the CRC register can be used to latch the current 16 -bit value of the timer 2 registers TL2 and TH2. Two different modes are provided for this function. In mode 0 , an external event latches the timer 2 contents to a dedicated capture register. In mode 1, a capture will occur upon writing to the low order byte of the dedicated 16-bit capture register. This mode is provided to allow the software to read the timer 2 contents "on-thefly".
In mode 0, the external event causing a capture is

- for CC registers 1 to 3 : a positive transition at pins CC1 to CC3 of port 1
- for the CRC and CC4 register: a positive or negative transition at the corresponding pins, depending on the status of the bits I3FR and I2FR in SFR T2CON. If the edge flags are cleared, a capture occurs in response to a negative transition; if the edge flags are set a capture occurs in response to a positive transition at pins P1.0/TNT3/ CC0 and P1.4/TNT2/ CC4.

In both cases the appropriate port 1 pin is used as input and the port latch must be programmed to contain a one (1). The external input is sampled in every machine cycle. When the sampled input shows a low (high) level in one cycle and a high (low) in the next cycle, a transition is recognized. The timer 2 contents is latched to the appropriate capture register in the cycle following the one in which the transition was identified.

In mode 0 a transition at the external capture inputs of registers CC0 to CC4 will also set the corresponding external interrupt request flags IEX2 to IEX6. If the interrupts are enabled, an external capture signal will cause the CPU to vector to the appropriate interrupt service routine.
In mode 1 a capture occurs in response to a write instruction to the low order byte of a capture register. The write-to-register signal (e.g. write-to-CRCL) is used to initiate a capture. The value written to the dedicated capture register is irrelevant for this function. The timer 2 contents will be latched into the appropriate capture register in the cycle following the write instruction. In this mode no interrupt request will be generated.

Figures 7-53 and 7-54 show functional diagrams of the capture function of timer 2. Figure 7-53 illustrates the operation of the CRC or CC4 register, while figure 7-54 shows the operation of the compare/capture registers 1 to 3 .
The two capture modes can be established individually for each capture register by bits in SFR CCEN (compare/capture enable register) and CC4EN (compare/capture 4 enable register). That means, in contrast to the compare modes, it is possible to simultaneously select mode 0 for one capture register and mode 1 for another register . The bit positions and functions of CCEN are listed in figure 7-41, the one for CC4EN in figure 7-47.


Figure 7-53
Capture with Registers CRC, CC4


Figure 7-54
Capture with Registers CC1 to CC3

### 7.6 Arithmetic Unit

This on-chip arithmetic unit of the SAB 80C517 provides fast 32-bit division, 16-bit multiplication as well as shift and normalize features. All operations are unsigned integer operations.

The arithmetic unit (further on also called MDU for "Multiplication/Division Unit") has been integrated to support the 8051 core of the SAB 80C517 in real-time control applications. It can increase the execution speed of math-intensive software routines by factor 5 to 10 .

The MDU is handled by seven registers, which are memory mapped as special function registers like any other registers for peripheral control. Therefore, the arithmetic unit allows operations concurrently to and independent of the CPU's activity.
The following table describes the four general operations the MDU is able to perform:

| Operation | Result | Remainder | Execution Time |
| :--- | :--- | :--- | :--- |
| 32bit/16bit | 32 bit | 16 bit | $6 t_{\mathrm{CY}}{ }^{1)}$ |
| 16bit/16bit | 16 bit | 16 bit | $4 t_{\mathrm{CY}}{ }^{1)}$ |
| 16bit x 16bit | 32 bit | - | $4 t_{\mathrm{CY}}{ }^{1)}$ |
| 32-bit normalize | - | - | $6 t_{\mathrm{CY}}{ }^{2)}$ |
| 32-bit shift L/R | - | - | $6 t_{\mathrm{CY}}{ }^{2)}$ |

1) $1 t_{\mathrm{CY}}=1$ microsecond at $12-\mathrm{MHz}$ oscillator frequency
2) The maximal shift speed is 6 shifts per machine cycle

### 7.6.1 Programming the MDU

## Operating Registers of the MDU

The seven SFR of the MDU consist of registers MD0 to MD5, which contain the operands and the result (or the remainder, resp.) and one control register called ARCON.
Thus MD0 to MD5 are used twofold:

- for the operands before a calculation has been started and
- for storage of the result or remainder after a calculation.

This means that any calculation of the MDU overwrites its operands. If a program needs the original operands for further use, they should be stored in general purpose registers in the internal RAM.

## Operation of the MDU

The MDU can be regarded as a special coprocessor for multiplication, division and shift. Its operations can be divided into three phases (see also figure 7-55):

1) Loading the MDx registers
2) Executing the calculation
3) Reading the result from the MDx registers

During phase two, the MDU works on its own parallelly to the CPU. Execution times of the above table refer to this phase. Because of the fast operation and the determined execution time for SAB 80C517's instructions, there is no need for a busy flag. The CPU may execute a determined number of instructions before the result is fetched. The result and the remainder of an operation may also be stored in the MDx registers for later use.
Phase one and phase three require CPU activity. In these phases the CPU has to transfer the operands and fetch the results.


Figure 7-55

## Operating Phases of the MDU

## How to Select an Operation

The MDU has no dedicated instruction register (only for shift and normalize operations, register ARCON is used in such a way). The type of calculation the MDU has to perform is selected following the order in which the MDx registers are written to (see table 7-11). This mechanism also reduces execution time spent for controlling the MDU. Hence, a special write sequence selects an operation.

The MDU monitors the whole write and read-out sequence to ensure that the CPU has fetched the result correctly and was not interrupted by another calculation task. (See section 7.6.4 "The Error Flag").
Thus, a complete operation lasts from writing the first byte of the operand in phase 1 until reading the last byte of the result in phase 3 .

### 7.6.2 Multiplication/Division

The general mechanism to start an MDU activity has been described above. The following description of the write and read sequences adds to the information given in the table below where the write and read operations necessary for a multiplication or division are listed.

Table 7-11
Programming the MDU for Multiplication and Division

| Operation | 32Bit/16Bit |  | 16Bit/16Bit |  | 16Bit $\mathbf{x}$ 16Bit |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| First Write | MD0 | D'endL | MD0 | D'endL | MD0 | M'andL |
|  | MD1 | D'end | MD1 | D'endH | MD4 | M'orL |
|  | MD2 | D'end |  |  |  |  |
|  | MD3 | D'endH | MD4 | D'orL | MD1 | M'andH |
|  | MD4 | D'orL |  |  |  |  |
|  | MD5 | D'orH | MD5 | D'orH | MD5 | M'orH |
| Last Write | MD0 | QuoL | MD0 | QuoL | MD0 | PrL |
|  | MD1 | Quo | MD1 | QuoH | MD1 |  |
|  | MD2 | Quo |  |  | MD2 |  |

## Write Sequence

The first and the last write operation in phase one are fixed for every calculation of the MDU. All write operations inbetween determine the type of MDU calculation.

- A write-to-MD0 is the first transfer to be done in any case. This write resets the MDU and triggers the error flag mechanism (see below).
- The next two or three write operations select the calculation type (32bit/16bit, 16bit/16bit, 16bit x 16bit)
The last write-to-MD5 finally starts the selected MUL/DIV operation


## Read Sequence

- Any read-out of the MDx registers should begin with MD0
- The last read from MD5 (division) or MD3 (multiplication) determines the end of a whole calculation and releases the error flag mechanism.

There is no restriction on the time within which a calculation must be completed. The CPU is allowed to continue the program simultaneously to phase 2 and to fetch the result bytes at any time.
If the user's program takes care that interrupting a calculation is not possible, monitoring of the calculation process is probably not needed. In this case, only the write sequence must be observed.

Any new write access to MD0 starts a new calculation, no matter whether the read-out of the former result has been completed or not.

### 7.6.3 Normalize and Shift

Register ARCON controls an up to 32-bit wide normalize and shift operation in registers MDO to MD3. It also contains the overflow flag and the error flag which are described in the next two sections. Figure 7-56 illustrates special function register ARCON.

## Write Sequence

- A write-to-MD0 is also the first transfer to be done for normalize and shift. This write resets the MDU and triggers the error flag mechanism (see below).
- To start a shift or normalize operation the last write must access register ARCON.


## Read Sequence

- The order in which the first three registers MD0 to MD2 are read is not critical
- The last read from MD3 determines the end of a whole shift or normalize procedure and releases the error flag mechanism.


## Note:

Any write access to ARCON triggers a shift or normalize operation and therefore changes the contents of registers MD0 to MD3!

Figure 7-56

## Register ARCON

OEF $_{H}$| MDEF | MDOV | SLR | SC. 4 | SC. 3 | SC. 2 | SC. 1 | SC. 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | ARCON |  |  |  |  |  |  |

Arithmetic control register. Contains control flags and the shift counter of the MDU. Triggers a shift or a normalize operation in register MD0 to MD3 when being written to.

| Bit | Function |
| :---: | :---: |
| MDEF | Error flag. <br> Indicates an improperly performed operation. MDEF is set by hardware when an operation is retriggered by a write access to MDx before the first operation has been completed. MDEF is automatically cleared after being read. |
| MDOV | Overflow flag. <br> Exclusively controlled by hardware. MDOV is set by following events: <br> - division by zero <br> - multiplication with a result greater than $0 \mathrm{FFFF}_{\mathrm{H}}$. |
| SLR | Shift direction bit. <br> When set, shift right is performed. SLR $=0$ selects shift left operation. |
| SC. 4 | Shift counter. |
| SC. 3 | When preset with 00000 B , normalizing is selected. After operation SC. 0 |
| SC. 2 | to SC. 4 contain the number of normalizing shifts performed. When set |
| SC. 1 | with a value $\neq 0$, shift operation is started. The number of shifts |
| SC. 0 | performed is determined by the count written to SC. 0 to SC.4. |

## Normalizing

Normalizing is done on an integer variable stored in MD0 (least significant byte) to MD3 (most significant byte). This feature is mainly meant to support applications where floating point arithmetic is used. "To normalize" means, that all reading zeroes of an integer variable in registers MD0 to MD3 are removed by shift left operations. The whole operation is completed when the MSB (most significant bit) contains a '1'.

To select a normalize operation, the five bit field ARCON. 0 to ARCON. 4 must be cleared. That means, a write-to-ARCON instruction with the value XXX0 0000 ${ }_{\mathrm{B}}$ starts the operation.
After normalizing, bits ARCON. 0 to ARCON. 4 contain the number of shift left operations which were done. This number may further on be used as an exponent. The maximum number of shifts in a normalize operation is $31\left(=2^{5}-1\right)$. The operation takes six machine cycles at most, that means 6 microseconds at 12 MHz .

## Shifting

In the same way - by a write-to-ARCON instruction - a shift left/right operation can be started. In this case register bit SLR (ARCON.5) has to contain the shift direction, and ARCON. 0 to ARCON. 4 the shift count (which must not be 0, otherwise a normalize operation would be executed). During shift, zeroes come into the left or right end of the registers MD0 or MD3, respectively.

The first machine cycle of a shift left/right operation executes four shifts, while all following cycles perform 6 shifts. Hence, a 31-bit shift takes 6 microseconds at 12 MHz .

Completion of both operations, normalize and shift, can also be controlled by the error flag mechanism described in 7.6.4. The error flag is set if one of the relevant registers (MD0 through MD3) is accessed before the previously commenced operation has been completed.
For proper operation of the error flag mechanism, it is necessary to take care that the right write or read sequence to or from registers MD0 to MD3 (see table 7-12) is maintained.

Table 7-12
Programming a Shift or Normalize Operation

| Operation | Normalize, Shift Left, Shift Right |  |
| :--- | :--- | :--- |
| First write | MD0 | least significant byte |
|  | MD1 |  |
|  | MD2 | most significant byte |
|  | MD3 | start of conversion |
| Last write | ARCON | least significant byte |
| First read | MD0 |  |
|  | MD1 |  |
|  | MD2 | most significant byte |

### 7.6.4 The Overflow Flag

An overflow flag is provided for some exceptions during MDU calculations. There are three cases where flag MDOV ARCON. 6 is set by hardware:

- Division by zero
- Multiplication with a result greater then 0000 FFFF $_{\mathrm{H}}$ (= auxiliary carry of the lower 16bit)
- Start of normalizing if the most significant bit of MD3 is set (MD3.7 = 1 ).

Any operation of the MDU which does not match the above conditions clears the overflow flag. Note that the overflow flag is exclusively controlled by hardware. It cannot be written to.

### 7.6.5 The Error Flag

An error flag, bit MDEF in register ARCON (figure 7-56), is provided to indicate whether one of the arithmetic operations of the MDU (multiplication, division, normalize, shift left/right) has been restarted or interrupted by a new operation.

This can possibly happen e.g. when an interrupt service routine interrupts the writing or reading sequence of the arithmetic operation in the main program and starts a new operation. Then the contents of the corresponding registers are indeterminate (they would normally show the result of the last operation executed).

In this case the error flag can be used to indicate whether the values in the registers MD0 to MD5 are the expected ones or whether the operation must be repeated. For a multiplication/division, the error flag mechanism is automatically enabled with the first write instruction to MD0 (phase 1). According to the above described programming sequences, this is the first action for every type of calculation. The mechanism is disabled with the final read instruction from MD3 or MD5 (phase 3). Every instruction which rewrites MD0 (and therefore tries to start a new calculation) in phases 1 through 3 of the same process sets the error flag.
The same applies for any shift operation (normalize, shift left/right). The error flag is set if the user's program reads one of the relevant registers (MD0 to MD3) or if it writes to MD0 again before the shift operation has been completed.

Please note that the error flag mechanism is just an option to monitor the MDU operation. If the user's program is designed such that an MDU operation cannot be interrupted by other calculations, then there is no need to pay attention to the error flag. In this case it is also possible to change the order in which the MDx registers are read, or even to skip some register read instructions. Concerning the shift or normalize instructions, it is possible to read the result before the complete execution time of six machine cycles has passed (e.g. when a small number of shifts has been programmed). All of the above "illegal" actions would set the error flag, but on the other hand do not affect a correct MDU operation. The user has just to make sure that everything goes right.

The error flag (MDEF) is located in ARCON and can be read only. It is automatically cleared after being read.

### 7.7 Power Saving Modes

The SAB 80C517 provides - due to Siemens ACMOS technology - three modes in which power consumption can be significantly reduced.

- Idle mode

The CPU is gated off from the oscillator. All peripherals are still provided with the clock and are able to work.

- Power-down mode Operation of the SAB 80C517 is completely stopped, the oscillator is turned off. This mode is used to save the contents of the internal RAM with a very low standby current.
- Slow-down mode

The controller keeps up the full operating functionality, but its normal clock frequency is internally divided by eight. This slows down all parts of the controller, the CPU and all peripherals, to $1 / 8$ th of their normal operating frequency. Slowing down the frequency greatly reduces power consumption.
All of these modes - a detailed description of each is given in the following sections - are entered by software. Special function register PCON (power control register, see figure 7-57) is used to select one of these modes.

These power saving modes, especially the power-down mode, replace the hardware power-down supply for the internal RAM via a dedicated pin, as it is common with NMOS microcontrollers. During the power saving modes, the power supply for the SAB 80 C 517 is again via all $V_{\mathrm{CC}}$ pins. There is no further dedicated pin for power-down supply.

For the SAB 80C517 several provisions have been made to quality it for both electrically noisy environments and applications requiring high system security. In such applications unintentional entering of the power saving modes must be absolutely avoided. A power saving mode would reduce the controller's performance (in the case of slow-down mode) or even stop any operation (in the case of power-down mode). This situation might be fatal for the system, which is controlled by the microcontroller. Such critical applications often use the watchdog timer to prevent the system from program upsets. Then, an accidental entering of the power saving modes would even stop the watchdog timer and would circumvent the watchdog timer's task of system protection.

## Hardware Enable for the Use of the Power Saving Modes

To provide power saving modes together with effective protection against unintentional entering of these modes, the SAB 80C517 has an extra pin disabling the use of the power saving modes. As this pin will most likely be used only in critical applications it is combined with an automatic start of the watchdog timer (see the description in section 7.8 "Fail Save Mechanisms"). This pin is called PE/SWD (powers saving $\overline{\text { enable/start watchdog timer) and its function is as follows: }}$
$\overline{P E} / S W D=1$ (logic high level)

- Use of the power saving modes is not possible. The instruction sequences used for entering these modes will not affect the normal operation of the device.
- If and only if $\overline{P E} / S W D$ is held at high level during reset, the watchdog timer is started immediately after reset is released.
$\overline{\mathrm{PE}} / \mathrm{SWD}=0$ (logic low level)
- All power saving modes can be activated as described in the following sections
- The watchdog timer has to be started by software if system protection is desired.

When left unconnected, the pin PE/SWD is pulled to high level by a weak internal pullup. This is done to provide system protection by default.

The logic level applied to pin PE/SWD can be changed during program execution in order to allow or block the use of the power saving modes without any effect on the on-chip watchdog circuitry; (the watchdog timer is started only if $\mathrm{PE} / \mathrm{SWD}$ is on high level at the moment when reset is released; a change at $\overline{P E} / S W D$ during program execution has no effect on the watchdog timer; this only enables or disables the use of the power saving modes.). A change of the pin's level is detected in state 3, phase 1. A Schmitt trigger is used at the input to reduce susceptibility to noise.
In addition to the hardware enable/disable of the power saving modes, a double-instruction sequence which is described in the corresponding sections is necessary to enter power-down and idle mode. The combination of all these safety precautions provide a maximum of system protection.

## Application Example for Switching Pin PE/SWD

For most applications in noisy environments, components external to the chip are used to give warning of a power failure or a turn off of the power supply. These circuits could be used to control the $\overline{P E} /$ SWD pin. The possible steps to go into power-down mode could then be as follows:

- A power-fail signal forces the controller to go into a high priority interrupt routine. This interrupt routine saves the actual program status. At the same time pin PE/SWD is pulled low by the power-fail signal.
- Finally the controller enters power-down mode by executing the relevant double-instruction sequence.


### 7.7.1 Idle Mode

In idle mode the oscillator of the SAB 80C517 continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the serial channels, the A/D converter, the oscillator watchdog, the division/multiplication unit and all timers, except for the watchdog timer, are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode.

The reduction of power consumption, which can be achieved by this feature, depends on the number of peripherals running. If all timers are stopped and the A/D converter and the division/ multiplication unit are not running, maximum power reduction can be achieved. This state is also the test condition for the idle $I_{\mathrm{CC}}$ (see the DC characteristics in the data sheet).
Thus, the user has to take into account that the right peripheral continues to run or is stopped, respectively, during idle. Also, the state of all port pins - either the pins controlled by their latches or controlled by their secondary functions - depends on the status of the controller when entering idle.
Normally the port pins hold the logical state they had at the time idle was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle if the assigned function is on. This applies for the compare outputs as well as for the system clock output signal and the serial interface in case the latter could not finish reception or transmission during normal operation. The control signals ALE and PSEN are held at logic high levels (see table 7-13).
During idle, as in normal operating mode, the ports can be used as inputs. Thus, a capture or reload operation as well as an A/D conversion can be triggered, the timers can be used to count external events and external interrupts can be detected.

Table 7-13
Status of External Pins During Idle and Power-Down Mode

| Outputs | Last Instruction Executed from <br> Internal Code Memory |  | Last Instruction Executed from <br> External Code Memory |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Idle | Power-down | Idle | Power-down |
| ALE | High | Low | High | Low |
| PSEN | High | Data | High | Low |
| Port 0 | Data | Float | Float |  |
| Port 1 | Data/alternate <br> outputs | Data/ <br> last output | Data/alternate <br> outputs | Data/ <br> last output |
| Port 2 | Data | Data | Address | Data |
| Port 3 | Data/alternate <br> outputs | Data/ <br> last output | Data/alternate <br> outputs | Data/ <br> last output |
| Port 4 | Data/alternate <br> outputs | Data <br> last output | Data/alternate <br> outputs | Data/ <br> last output |
| Port 5 | Data/alternate <br> outputs | Data/ <br> last output | Data/alternate <br> outputs | Data/ <br> last output |
| Port 6 | Data/alternate <br> outputs | Data/ <br> last output | Data/alternate <br> outputs | Data/ <br> last output |

The watchdog timer is the only peripheral which is automatically stopped during idle. The idle mode makes it possible to "freeze" the processor's status for a certain time or until an external event causes the controller to go back into normal operating mode. Since the watchdog timer is stopped during idle mode, this useful feature of the SAB 80C517 is provided even if the watchdog function is used simultaneously.

If the idle mode is to be used the pin PE/SWD must be held low. Entering the idle mode is to be done by two consecutive instructions immediately following each other. The first instruction has to set the flag bit IDLE (PCON.0) and must not set bit IDLS (PCON.5), the following instruction has to set the start bit IDLS (PCON.5) and must not set bit IDLE (PCON.0). The hardware ensures that a concurrent setting of both bits, IDLE and IDLS will not initiate the idle mode. Bits IDLE and IDLS will automatically be cleared after having been set. If one of these register bits is read the value shown is zero (0). Figure 7-57 shows special function register PCON. This double-instruction sequence is implemented to minimize the chance of unintentionally entering the idle mode.

Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the idle mode is to be done by byte handling instructions.

The following instruction sequence may serve as an exemple:
ORL PCON,\#00000001B ;Set bit IDLE, ;bit IDLS must not be set
ORL PCON,\#00100000B ;Set bit IDLS, ;bit IDLE must not be set

The instruction that sets bit IDLS is the last instruction executed before going into idle mode.

## Terminating the Idle Mode

- The idle mode can be terminated by activation of any enabled interrupt. The CPU operation is resumed, the interrupt will be serviced and the next instruction to be executed after the RETI instruction will be the one following the instruction that set the bit IDLS.
- The other possibility of terminating the idle mode is a hardware reset. Since the oscillator is still running, the hardware reset is held active for only two machine cycles for a complete reset.

Figure 7-57

## Special Function Register PCON (Address 87H)

87H | SMOD | PDS | IDLS | SD | GF1 | GF0 | PDE | IDLE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\square$ These bits are not used in controlling the power saving modes

| Bit | Function |
| :--- | :--- |
| PDS | Power-down start bit. The instruction that sets the PDS flag bit is the last <br> instruction before entering the power-down mode. |
| IDLS | IDLE start bit. The instruction that sets the IDSL flag bit is the last <br> instruction before entering the idle mode. |
| SD | When set, the slow-down mode is enabled. |
| GF1 | General purpose flag |
| GF0 | General purpose flag |
| PDE | Power-down enable bit. When set, starting the power-down mode is <br> enabled. |
| IDLE | Idle mode enable bit. When set, starting the idle mode is enabled. |

### 7.7.2 Power-Down Mode

In the power-down mode, the on-chip oscillator is stopped. Therefore, all functions are stopped, only the contents of the on-chip RAM and the SFR's are held. The port pins controlled by their port latches output the values that are held by their SFR'S. The port pins which serve the alternate output functions show the values they had at the end of the last cycle of the instruction which initiated the power-down mode; when enabled, the clockout signal (P1.6/CLKOUT) will stop at low level. ALE and PSEN are held at logic low level (see table 7-13).
If the power-down mode is to be used, the pin PE/SWD must be held low. Entering the power-down mode is done by two consecutive instructions immediately following each other. The first instruction has to set the flag bit PDE (PCON.1) and must not set bit PDS (PCON.6). The following instruction has to set the start bit PDS (PCON.6) and must not set bit PDE (PCON.1). The hardware ensures that a concurrent setting of both bits, PDE and PDS, will not initiate the power-down mode. Bit PDE and PDS will automatically be cleared after having been set and the value shown when reading one of these bits is always zero (0). Figure 7-57 shows the special function register PCON. This doubleinstruction sequence is implemented to minimize the chance of unintentional entering the powerdown mode, which could possibly "freeze" the chip's activity in an undesired status.
Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the power-down mode is composed of byte handling instructions.
The following instruction sequence may serve as an example:
$\begin{array}{lll}\text { ORL } & \text { PCON,\#00000010B } & \begin{array}{l}\text {;Set bit PDE, } \\ \text {;bit PDS must not be set }\end{array} \\ \text { ORL } & \text { PCON,\#01000000B } & \begin{array}{l}\text {;Set bit PDS, } \\ \text {;bit PDE must not be set }\end{array}\end{array}$
The instruction that sets bit PDS is the last instruction executed before going into power-down mode. If idle mode and power-down mode are invoked simultaneously, the power-down mode takes precedence.
The only exit from power-down mode is a hardware reset. Reset will redefine all SFR'S, but will not change the contents of the internal RAM.
In the power-down mode, $V_{\mathrm{CC}}$ can be reduced to minimize power consumption. Care must be taken, however, to ensure that $V_{\mathrm{CC}}$ is not reduced before the power-down mode is invoked, and that $V_{\mathrm{CC}}$ is restored to its normal operating level before the power-down mode is terminated. The reset signal that terminates the power-down mode also frees the oscillator. The reset should not be activated before $V_{\mathrm{cC}}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

### 7.7.3 Slow-Down Mode

In some applications, where power consumption and dissipation is critical, the controller might run for a certain time at reduced speed (e.g. if the controller is waiting for an input signal). Since in CMOS devices there is an almost linear interdependence of the operating frequency and the power supply current, a reduction of the operating frequency results in reduced power consumption.

In the slow-down mode all signal frequencies that are derived from the oscillator clock are divided by eight. This also includes the clockout signal at pin P1.6/CLKOUT.
If the slow-down mode is to be used the pin PE/SWD must be held low.
The slow-down mode is entered by setting bit SD (PCON.4), see figure 7-57. The controller actually enters the slow-down mode after a short synchronization period (max. two machine cycles). The slow-down mode can be used together with idle and power-down mode.
The slow-down mode is disabled by clearing bit SD.

### 7.8 Fail Save Mechanisms

The SAB 80C517 offers two on-chip peripherals which monitor the program flow and ensure an automatic "fail-safe" reaction for cases where the controller's hardware fails or the software hangs up:

- A programmable watchdog timer (WDT) with variable time-out period from 512 microseconds up to approx. 1.1 seconds at 12 MHz .
The SAB 80C517's WDT is a superset of the SAB 80515 watchdog.
- An oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into the reset state if the on-chip oscillator fails.


### 7.8.1 Programmable Watchdog Timer

To protect the system against software upset, the user's program has to clear this watchdog within a previously programmed time period. If the software fails to do this periodical refresh of the watchdog timer, an internal hardware reset will be initiated. The software can be designed so that the watchdog times out if the program does not work properly. It also times out if a software error is based on hardware-related problems.

The watchdog timer in the SAB 80 C 517 is a 15 -bit timer, which is incremented by a count rate of either $f_{\text {CYCLE }} / 2$ or $f_{\text {CYCLE }} / 32\left(f_{\text {CYCLE }}=f_{\text {OSC }} / 12\right)$. That is, the machine clock is divided by a series arrangement of two prescalers, a divide-by-two and a divide-by-16 prescaler (see figure 7-58). The latter is enabled by setting bit WDTREL.7.
Immediately after start (see next section for the start procedure), the watchdog timer is initialized to the reload value programmed to WDTREL. 0 - WDTREL.6. After an external HW or HWPD reset, an oscillator power on reset, or a watchdog timer reset, register WDTREL is cleared to $00_{\mathrm{H}}$. The lower seven bits of WDTREL can be loaded by software at any time.

Examples (given for a $12-\mathrm{MHz}$ oscillator frequency):

| WDTREL $=$ | Time-Out Period | Comments |
| :--- | :--- | :--- |
| $00_{\mathrm{H}}$ | 65.535 ms | This is the default value and <br> coincides with the watchdog <br> period of the SAB 80515 |
| $80_{\mathrm{H}}$ | 1.1 s | Maximum time period |
| $7 \mathrm{~F}_{\mathrm{H}}$ | $512 \mu \mathrm{~s}$ | Minimum time period |

## Starting the Watchdog Timer

There are two ways to start the watchdog timer depending on the level applied to pin $\overline{\mathrm{PE}} / \mathrm{SWD}$ (pin 4). This pin serves two functions, because it is also used for blocking the power saving modes. For details see chapter 7.7.

## - The First Possibility of Starting the Watchdog Timer

The automatic start of the watchdog timer directly after an external HW reset is a hardware start initialized by strapping pin 4 ( $\overline{\mathrm{PE}} / \mathrm{SWD}$ ) to $V_{\mathrm{Cc}}$. In this case the power-saving modes (power-down mode, idle mode and slow-down mode) are also disabled and cannot be started by software.

The self-start of the watchdog timer by a pin option has been implemented to provide high system security in electrically very noisy environments.

## Note:

The automatic start of the watchdog timer is only performed if PE/SWD (power-save enable/start watchdog timer) is held at high level while reset is active. A positive transition at this pin during normal program execution will not start the watchdog timer.

Furthermore, when using the hardware start, the watchdog timer starts running with its default timeout period. The value in the reload register WDTREL, however, can be overwritten at any time to set any time-out period desired.

## - The Second Possibility of Starting the Watchdog Timer

The watchdog timer can also be started by software. This method is compatible to the start procedure in the SAB 80 (C) 515 . Only setting of bit SWDT in special function register IEN1 (figure 7-61) starts the watchdog timer. Starting the watchdog timer does not automatically reload the WDTREL register into the watchdog timer registers WDTL/WDTH. A reload of WDTREL occurs only when using the double instruction refresh sequence SETB WDT/SETB SWDT. Using the software start, the time-out period can be programmed before the watchdog timer starts running.
Note that once the watchdog timer has been started it cannot be stopped by anything but an external hardware reset through pin 10 with a low level applied to pin PE/SWD.

## Refreshing the Watchdog Timer

At the same time the watchdog timer is started, the 7-bit register WDTH is preset by the contents of WDTREL. 0 to WDTREL. 6 . Once started the watchdog cannot be stopped by software but can only be refreshed to the reload value by first setting bit WDT (IENO.6) and by the next instruction setting SWDT (IEN1.6). Bit WDT will automatically be cleared during the second machine cycle after having been set. For this reason, setting SWDT bit has to be a one cycle instruction (e.g. SETB SWDT). This double-instruction refresh of the watchdog timer is implemented to minimize the chance of an unintentional reset of the watchdog.

The reload register WDTREL can be written to at any time, as already mentioned. Therefore, a periodical refresh of WDTREL can be added to the above mentioned starting procedure of the watchdog timer. Thus a wrong reload value caused by a possible distortion during the write operation to the WDTREL can be corrected by software.


Figure 7-58
Block Diagram of the Programmable Watchdog Timer

Figure 7-59

## Special Function Register WDTREL



| Bit | Function |
| :--- | :--- |
| WDTREL. 7 | Prescaler select bit. <br> When set, the watchdog is clocked through an additional divide-by-16 <br> prescaler (see figure 7-58). |
| WDTREL. 6 <br> to | Seven bit reload value for the high-byte of the watchdog timer. This <br> value is loaded to the WDT when a refresh is triggered by a consecutive <br> setting of bits WDT and SWDT. |
| WDTREL. 0 |  |

## Watchdog Reset and Watchdog Status Flag

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state $7 \mathrm{FFC}_{\mathrm{H}}$. The duration of the reset signal then depends on the prescaler selection (either 8 cycles or 128 cycles). This internal reset differs from an external one only in so far as the watchdog timer is not disabled and bit WDTS (watchdog timer status, bit 6 in special function register IPO) is set. Figure 7-62 shows a block diagram of all reset requests in the SAB 80 C 517 and the function of the watchdog status flags. The WDTS flag is a flip-flop, which is set by a watchdog timer reset and cleared by an external HW reset. Bit WDTS allows the software to examine from which source the reset was activated. The watchdog timer status flag can also be cleared by software.

Figure 7-60
Special Function Register IENO


These bits are not used in controlling the fail-safe mechanisms.

| Bit | Function |
| :--- | :--- |
| WDT | Watchdog timer refresh flag. <br> Set to initiate a refresh of the watchdog timer. Must be set directly before <br> SWDT is set to prevent an unintentional refresh of the watchdog timer. |

Figure 7-61
Special Function Register IEN1

|  | $0^{\text {BF }} \mathrm{H}$ | OBE | 0BD | OBC | $\mathrm{OBB}_{\mathrm{H}}$ | 0B | 0B9 ${ }_{H}$ | $\mathrm{OB8}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0B8 H | EXEN2 | SWDT | EX6 | EX5 | EX4 | EX3 | EX2 | EADC |

These bits are not used in controlling the fail-safe mechanisms.

| Bit | Function |
| :--- | :--- |
| SWDT | Watchdog timer start flag. <br> Set to activate the watchdog timer. When directly set after setting WDT, <br> a watchdog timer refresh is performed. |



Figure 7-62
Watchdog Status Flags and Reset Requests

Figure 7-63

## Special Function Register IP0


$\square$ These bits are not used in controlling the fail-safe mechanisms.

| Bit | Function |
| :--- | :--- |
| OWDS | Oscillator watchdog timer status flag. <br> Set by hardware when an oscillator watchdog reset occured. <br> Can be cleared or set by software |
| WDTS | Watchdog timer status flag. <br> Set by hardware when a watchdog timer reset occured. <br> Can be cleared or set by software |

### 7.8.2 Oscillator Watchdog

What happens in a microcontroller system it the controller's on-chip oscillator stops working? This failure e.g. caused by a broken crystal, an open connection to the crystal, or a long-term disturbance normally leaves the system in a random, undetermined state. The SAB 80C517 provides a "failsafe" reaction upon an oscillator failure. If the on-chip oscillator frequency falls below a certain limit due to a hardware defect, the oscillator watchdog initiates an internal reset. This reset state is maintained until the on-chip oscillator is working again. This ensures a maximum of system protection with a minimum of susceptibility to distortion or to operating errors.
In the reset state all port pins of the SAB 80C517 show a ' 1 '.
The oscillator watchdog consists of an integrated RC oscillator combined with a frequency comparator. If the on-chip oscillator's frequency falls below the frequency of the RC oscillator, the comparator generates a signal which initiates a reset.

The RC oscillator runs with a frequency of typically 300 kHz and works without any external components. It also determines, as long as it is used, the lower limit of the SAB 80C517's operating frequency, which is therefore specified at 1 MHz .

Since the frequency comparator of the oscillator watchdog takes its inputs directly from the on-chip oscillator, the minimum frequency of 1 MHz does not restrict the use of the slow-down mode. In this mode the CPU runs with one eighth of the normal clock rate (see section 7.7).
The oscillator watchdog circuitry can be enabled externally. If the OWE pin (oscillator watchdog enable) is pulled low, the oscillator watchdog function is off. If the pin is left unconnected or has a logic high level, the watchdog oscillator is activated. Thus, the watchdog is enabled even if the pin or the path to the pin is broken.

Like the watchdog timer circuitry, the oscillator watchdog circuitry contains a status flip-flop. This flip-flop is set when an oscillator failure is detected and it is cleared by an external HW reset or by software (see figure 7-62).
The block diagram in figure 7-64 illustrates the function of the oscillator watchdog. Note that the OWD reset request is held for at least three additional cycles after the on-chip oscillator returns to normal operation. This is done to ensure a proper oscillator startup.


Figure 7-64
Functional Block Diagram of the Oscillator Watchdog

### 7.9 Oscillator and Clock Circuit

XTAL1 and XTAL2 are the input and output of a single-stage on-chip inverter which can be configured with off-chip components as a Pierce oscillator. The oscillator, in any case, drives the internal clock generator. The clock generator provides the internal clock signals to the chip at half the oscillator frequency. These signals define the internal phases, states and machine cycles, as described in chapter 3.

Figure 7-65 shows the recommended oscillator circuit.


Figure 7-65
Recommended Oscillator Circuit

In this application the on-chip oscillator is used as a crystal-controlled, positive-reactance oscillator (a more detailed schematic is given in figure 7-66). It is operated in its fundamental response mode as an inductive reactor in parallel resonance with a capacitor external to the chip. The crystal specifications and capacitances are non-critical. In this circuit 30 pF can be used as single capacitance at any frequency together with a good quality crystal. A ceramic resonator can be used in place of the crystal in cost-critical applications. It a ceramic resonator is used, $C_{1}$ and $C_{2}$ are normally selected to be of somewhat higher values, typically 47 pF . We recommend consulting the manufacturer of the ceramic resonator for value specifications of these capacitors.

To drive the SAB 80 C517 with an external clock source, the external clock signal is to be applied to XTAL2, as shown in figure 7-67. XTAL1 has to be left unconnected. A pullup resistor is suggested (to increase the noise margin), but is optional if $V_{\mathrm{OH}}$ of the driving gate corresponds to the $V \mathrm{I}_{\mathrm{H} 2}$ specification of XTAL2.


Figure 7-66
On-Chip Oscillator Circuitry


Figure 7-67
External Clock Source

### 7.10 System Clock Output

For peripheral devices requiring a system clock, the SAB 80 C 517 provides a clock output signal derived from the oscillator frequency as an alternate output function on pin P1.6/CLKOUT. If bit CLK is set (bit 6 of special function register ADCONO, see figure 7-68), a clock signal with $1 / 12$ of the oscillator frequency is gated to pin P1.6/CLKOUT. To use this function the port pin must be programmed to a one (1), which is also the default after reset.

Figure 7-68
Special Function Register ADCON0 (Address 0D8H)


| Bit | Function |
| :--- | :--- |
| CLK | Clockout enable bit. When set, pin P1.6/CLKOUT outputs the system <br> clock which is $1 / 12$ of the oscillator frequency. |

The system clock is high during S3P1 and S3P2 of every machine cycle and low during all other states. Thus, the duty cycle of the clock signal is $1: 6$. Associated with a MOVX instruction the system clock coincides with the last state (S3) in which a $\overline{R D}$ or $\overline{W R}$ signal is active. A timing diagram of the system clock output is shown in figure 7-69.

## Note:

During slow-down operation (see section 7.7) the frequency of the clockout signal is divided by eight.


Figure 7-69
Timing Diagram - System Clock Output

## 8

## Interrupt System

The SAB 80C517 provides 14 interrupt sources with four priority levels. Seven interrupts can be generated by the on-chip peripherals (i.e. timer 0, timer 1, timer 2, compare timer, serial interfaces 0 and 1 and $A / D$ converter), and seven interrupts may be triggered externally.

## Short Description of the Interrupt Structure for Advanced SAB 80(C)515 Users

The interrupt structure of the SAB 80C517 has been mainly adapted from the SAB 80(C)515. Thus, each interrupt source has its dedicated interrupt vector and can be enabled/disabled individually; there are also four priority levels available.

In the SAB 80C517 two interrupt sources have been added:

- Compare timer overflow interrupt
- Receive and transmit interrupt of serial interface 1

In the SAB 80(C)515 the 12 interrupt sources are combined to six pairs; each pair can be programmed to one of the four interrupt priority levels. In the SAB 80 C 517 the new interrupt sources were added to two of these pairs, thus forming triplets; therefore, the 14 interrupt sources are combined to six pairs or triplets; each pair or triplet can be programmed to one of the four interrupt priority levels (see chapter 8.2)
Figure 8-1 gives a general overview of the interrupt sources and illustrates the request and control flags described in the next sections. The priority structure and the corresponding control bits are listed in section 8.2.

### 8.1 Interrupt Structure

A common mechanism is used to generate the various interrupts, each source having its own request flag(s) located in a special function register (e.g. TCON, IRCON, SOCON, S1CON). Provided the peripheral or external source meets the condition for an interrupt, the dedicated request flag is set, whether an interrupt is enabled or not. For example, each timer 0 overflow sets the corresponding request flag TFO. If it is already set, it retains a one (1). But the interrupt is not necessarily serviced.
Now each interrupt requested by the corresponding flag can individually be enabled or disabled by the enable bits in SFR's IEN0, IEN1, IEN2 (see figure 8-2, 8-3 and 8-4). This determines whether the interrupt will actually be performed. In addition, there is a global enable bit for all interrupts which, when cleared, disables all interrupts independent of their individual enable bits.


Figure 8-1 a)
Interrupt Structure of the SAB 80C517


Figure 8-1 b)
Interrupt Structure of the SAB 80 C 517 (cont'd)

Figure 8-2
Special Function Register IEN0 (Address 0A8H)

|  | $\mathrm{OAF}_{\mathrm{H}}$ | $\mathrm{OAE}_{\mathrm{H}}$ | $0 \mathrm{AD}_{\mathrm{H}}$ | $\mathrm{OACH}_{\mathrm{H}}$ | OAB | OAA | OA9 | 0A8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OAB}_{\mathrm{H}}$ | EAL | WDT | ET2 | ESO | ET1 | EX1 | ETO | EX0 |  |

$\square$ This bit is not used for interrupt control.

| Bit | Function |
| :--- | :--- |
| EX0 | Enables or disables external interrupt 0. <br> If EX0 $=0$, external interrupt 0 is disabled. |
| ET0 | Enables or disables the timer 0 overflow interrupt. <br> If $E T 0=0$, the timer 0 interrupt is disabled. |
| EX1 | Enables or disables external interrupt 1. <br> If EX1 $=0$, external interrupt 1 is disabled. |
| ET1 | Enables or disables the timer 1 overflow interrupt. <br> If ET1 $=0$, the timer 1 interrupt is disabled. |
| ES0 | Enables or disables the serial channel 0 interrupt. <br> If ES0 $=0$, the serial channel 0 interrupt is disabled. |
| ET2 | Enables or disables the timer 2 overflow or external reload interrupt. <br> If $E T 2=0$, the timer 2 interrupt is disabled. |
| EAL | Enables or disables all interrupts. If EAL $=0$, no interrupt will be acknowledged. <br> If EAL $=1$, each interrupt source is individually enabled or disabled by setting or <br> clearing its enable bit. |

Figure 8-3
Special Function Register IEN1 (Address 0B8H)


| Bit | Function |
| :--- | :--- |
| EADC | Enables or disables the A/D converter interrupt. <br> If EADC $=0$, the A/D converter interrupt is disabled. |
| EX2 | Enables or disables external interrupt 2/capture/compare interrupt 4. <br> If EX2 $=0$, external interrupt 2 is disabled. |
| EX3 | Enables or disables external interrupt 3/capture/compare interrupt 0. <br> If EX3 $=0$, external interrupt 3 is disabled. |
| EX4 | Enables or disables external interrupt 4/capture/compare interrupt 1. <br> If EX4 $=0$, external interrupt 4 is disabled. |
| EX5 | Enables or disables external interrupt 5/capture/compare interrupt 2. <br> If EX5 $=0$, external interrupt 5 is disabled. |
| EX6 | Enables or disables external interrupt 6/capture/compare interrupt 3. <br> If EX6 $=0$, external interrupt 6 is disabled. |
| EXEN2 | Exables or disables the timer 2 external reload interrupt. <br> EXEN2 $=0$ disables the timer 2 external reload interrupt. <br> The external reload function is not affected by EXEN2. |

Figure 8-4
Special Function Register IEN2 (Address 09A H $_{\text {) }}$ )

09A $_{H}$| - | - | - | - | ECT | - | - | ES1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

| Bit | Function |
| :--- | :--- |
| ES1 | Enable serial interrupt of interface 1. Enables or disables the interrupt of serial <br> interface 1. If ES1 $=0$, the interrupt is disabled. |
| ECT | Enable compare timer interrupt. Enables or disables the interrupt at compare <br> timer overflow. If ECT $=0$, the interrupt is disabled. |

In the following the interrupt sources are discussed individually.
The external interrupts 0 and 1 (INT0 and INT1) can each be either level-activated or negative transition-activated, depending on bits IT0 and IT1 in register TCON (see figure 8-5). The flags that actually generate these interrupts are bits IEO and IE1 in TCON. When an external interrupt is generated, the flag that generated this interrupt is cleared by the hardware when the service routine is vectored to, but only if the interrupt was transition-activated. If the interrupt was level-activated, then the requesting external source directly controls the request flag, rather than the on-chip hardware.

The timer 0 and timer 1 interrupts are generated by TF0 and TF1 in register TCON, which are set by a rollover in their respective timer/counter registers (exception see section 7.3.4 for timer 0 in mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored too.

The two interrupts of the serial interfaces are generated by the request flags RIO and TIO (in register SOCON) or RI1 and TI1 (in register S1CON), respectively. Figures 7-7 and 7-12 show SFR's S0CON and S1CON. That is, the two request flags of each serial interface are logically ORed together. Neither of these flags is cleared by hardware when the service routine is vectored too. In fact, the service routine of each interface will normally have to determine whether it was the receive interrupt flag or the transmission interrupt flag that generated the interrupt, and the bit will have to be cleared by software.
The timer 2 interrupt is generated by the logical OR of bit TF2 in register T2CON and bit EXF2 in register IRCON. Figures $8-6$ and $8-7$ show SFR's T2CON and IRCON. Neither of these flags is cleared by hardware when the service routine is vectored too. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and the bit will have to be cleared by software.

Figure 8-5
Special Function Register TCON (Address 88H)

$\square$ These bits are not used for interrupt control.

| Bit | Function |
| :--- | :--- |
| IT0 | Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low- <br> level triggered external interrupts. |
| IE0 | Interrupt 0 edge flag. Set by hardware when external interrupt edge is detected. <br> Cleared when interrupt is initiated. |
| IT1 | Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low- <br> level triggered external interrupts. |
| IE1 | Interrupt 1 edge flag. Set by hardware when external interrupt edge is detected. <br> Cleared when interrupt is initiated. |
| TF0 | Timer 0 overflow flag. Set by hardware on timer/counter overflow. <br> Cleared by hardware when interrupt is initiated. |
| TF1 | Timer 1 overflow flag. Set by hardware on timer/counter overflow. <br> Cleared by hardware when interrupt is initiated. |

The A/D converter interrupt is generated by IADC in register IRCON (see figure 8-7). It is set some cycles before the result is available. That is, if an interrupt is generated, in any case the converted result in ADDAT is valid on the first instruction of the interrupt service routine (with respect to the minimal interrupt response time). If continuous conversions are established, IADC is set once during each conversion. If an A/D converter interrupt is generated, flag IADC will have to be cleared by software.
The external interrupt 2 (INT2/CC4) can be either positive or negative transition-activated depending on bit I2FR in register T2CON (see figure 8-6). The flag that actually generates this interrupt is bit IEX2 in register IRCON. In addition, this flag will be set if a compare event occurs at the corresponding output pin P1.4/INT2/CC4, regardless of the compare mode established and the transition at the respective pin. If an interrupt 2 is generated, flag IEX2 is cleared by hardware when the service routine is vectored too.

Figure 8-6
Special Function Register T2CON (Address 0C8 ${ }_{\mathrm{H}}$ )

$\square$ These bits are not used for interrupt control.

| Bit | Function |
| :--- | :--- |
| I2FR | External interrupt 2 falling/rising edge flag. When set, the interrupt 2 request flag <br> IEX2 will be set on a positive transition at pin P1.4/INT2. I2FR $=0$ specifies <br> external interrupt 2 to be negative-transition activated. |
| I3FR | External interrupt 3 falling/rising edge flag. When set, the interrupt 3 request flag <br> IEX3 will be set on a positive transition at pin P1.0/INT3. I3FR $=0$ specifies <br> external interrupt 3 to be negative-transition active. |

Like the external interrupt 2, the external interrupt 3 can be either positive or negative transitionactivated, depending on bit I3FR in register T2CON. The flag that actually generates this interrupt is bit IEX3 in register IRCON. In addition, this flag will be set if a compare event occurs at pin P1.0/INT3/CC0, regardless of the compare mode established and the transition at the respective pin . The flag IEXX is cleared by hardware when the service routine is vectored too.
The external interrupts 4 (INT4), 5 (INT5), 6 (INT6) are positive transition-activated. The flags that actually generate these interrupts are bits IEX4, IEX5, and IEX6 in register IRCON (see figure 8-7). In addition, these flags will be set if a compare event occurs at the corresponding output pin P1.1/INT4/CC1, P1.2/INT5/CC2, and P1.3/INT6/CC3, regardless of the compare mode established and the transition at the respective pin. When an interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored too.
The compare timer interrupt is generated by bit CTF in register CTCON (see figure 8-8), which is set by a rollover in the compare timer. If a compare timer interrupt is generated, flag CTF will have to be cleared by software.

Figure 8-7
Special Function Register IRCON (Address $0 \mathbf{C O}_{\mathrm{H}}$ )


| Bit | Function |
| :--- | :--- |
| IADC | A/D converter interrupt request flag. Set by hardware at the end of a conversion. <br> Must be cleared by software. |
| IEX2 | External interrupt 2 edge flag. Set by hardware when external interrupt edge was <br> detected or when a compare event occurred at pin 1.4/INT2/CC4. Cleared when <br> interrupt is initiated. |
| IEX3 | External interrupt 3 edge flag. Set by hardware when external interrupt edge was <br> detected or when a compare event occurred at pin 1.0/INT3/CC0. Cleared when <br> interrupt is initiated. |
| IEX4 | External interrupt 4 edge flag. Set by hardware when external interrupt edge was <br> detected or when a compare event occurred at pin 1.1/INT4/CC1. Cleared when <br> interrupt is initiated. |
| IEX5 | External interrupt 5 edge flag. Set by hardware when external interrupt edge was <br> detected or when a compare event occurred at pin 1.2/INT5/CC2. Cleared when <br> interrupt is initiated. |
| IEX6 | External interrupt 6 edge flag. Set by hardware when external interrupt edge was <br> detected or when a compare event occurred at pin 1.3/INT6/CC3. Cleared when <br> interrupt is initiated. |
| TF2 | Timer 2 overflow flag. Set by timer 2 overflow. Must be cleared by software. If <br> the timer 2 interrupt is enabled, TF2 = 1 will cause an interrupt. |
| EXF2 | Timer 2 external reload flag. Set when a reload is caused by a negative transition <br> on pin T2EX while EXEN2 = 1. When the timer 2 interrupt is enabled, EXF2 = 1 <br> will cause the CPU to vector the timer 2 interrupt routine. Can be used as an <br> additional external interrupt when the reload function is not used. EXF2 must be <br> cleared by software. |

Figure 8-8
Special Function Register CTCON (Address 0E1H)

$\square$ These bits are not used for interrupt control.

| Bit | Function |
| :--- | :--- |
| CTF | Compare timer overflow. Set by hardware at a rollover of the compare timer. Bit <br> is cleared by hardware (since CA-step; cleared by software in BC-step and <br> earlier versions). If the compare timer interrupt is enabled. CTF = 1 will cause an <br> interrupt. |

All of these bits that generate interrupts can be set or cleared by software, with the same result as if they had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be cancelled by software. The only exceptions are the request flags IE0 and IE1. If the external interrupts 0 and 1 are programmed to be level-activated, IEO and IE1 are controlled by the external source via pin $\mathbb{N T O}$ and $\mathbb{N T T}$, respectively. Thus, writing a one to these bits will not set the request flag IE0 and/or IE1. In this mode, interrupts 0 and 1 can only be generated by software and by writing a 0 to the corresponding pins $\mathbb{N T O}$ (P3.2) and INT1 (P3.3), provided that this will not affect any peripheral circuit connected to the pins.
Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in the special function registers IEN0, IEN1 and IEN2 (figures 8-2, 8-3 and 8-4). Note that IEN0 contains also a global disable bit, EAL, which disables all interrupts at once. Also note that in the SAB 8051 the interrupt priority register IP is located at address $0 B 8_{H}$; in the SAB 80 C 517 this location is occupied by register IEN1.

1) Only available in SAB 80C517 identification mark 'BB' or later.

### 8.2 Priority Level Structure

As already mentioned above, all interrupt sources are combined as pairs or triplets; table 8-1 lists the structure of the interrupt sources.

Table 8-1
Pairs and Triplets of Interrupt Sources

| External interrupt 0 | Serial channel 1 interrupt | A/D converter interrupt |
| :--- | :---: | :--- |
| Timer 0 interrupt | - | External interrupt 2 |
| External interrupt 1 | - | External interrupt 3 |
| Timer 1 interrupt | Compare timer interrupt | External interrupt 4 |
| Serial channel 0 interrupt | - | External interrupt 5 |
| Timer 2 interrupt | - | External interrupt 6 |

Each pair or triplet of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IP0 and one in IP1 (figure 8-9). A lowpriority interrupt can itself be interrupted by a high-priority interrupt, but not by another interrupt of the same or a lower priority. An interrupt of the highest priority level cannot be interrupted by another interrupt source.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is to be serviced first. Thus, within each priority level there is a second priority structure determined by the polling sequence, as follows (see figure 8-10):

- Within one pair or triplet the leftmost interrupt is serviced first, then the second and third, when available.
- The pairs or triplets are serviced from top to bottom of the table.

Figure 8-9
Special Function Registers IP0 and IP1 (Address $\mathbf{0 A 9}_{\boldsymbol{H}}$ and $\mathrm{OB9}_{\boldsymbol{H}}$ )

$0^{0 A 9} H$| OWDS | WDTS | IP0.5 | IP0.4 | IP0.3 | IP0.2 | IP0.1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IP0.0 |  |  |  |  |  |  |


| 0B9 ${ }_{\text {H }}$ | - | - | IP1.5 | IP1.4 | IP1.3 | IP1.2 | IP1.1 | IP1.0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\square$ These bits are not used for interrupt control.
Corresponding bit locations in both registers are used to set the interrupt priority level of an interrupt pair or triplet.

| Bit |  | Function |
| :--- | :---: | :--- |
| IP1.x | IP0.x | - |
| 0 | 0 | Set priority level 0 (lowest) |
| 0 | 1 | Set priority level 1 |
| 1 | 0 | Set priority level 2 |
| 1 | 1 | Set priority level 3 (highest) |


| Bit | Function |
| :--- | :--- |
| IP1.0/IP0.0 | IE0/RI1 + TI1/IADC |
| IP1.1/IP0.1 | TF0/IEX2 |
| IP1.2/IP0.2 | IE1/IEX3 |
| IP1.3/IP0.3 | TF1/CTF/IEX4 |
| IP1.4/IP0.4 | RI0 + TI0/IEX5 |
| IP1.5/IP0.5 | TF2 + EXF2/IEX6 |

Figure 8-10
Priority-Within-Level Structure.

| High | $\rightarrow$ | Low | Priority |
| :--- | :---: | :---: | :--- |
|  | Interrupt Source |  |  |
| IE0 | RI1+TI1 | IADC | High |
| TF0 |  | IEX2 |  |
| IE1 | CTF | IEX3 | $\downarrow$ |
| TF1 | - | IEX4 |  |
| RI0 + TIO | - | IEX5 |  |
| TF2 + EXF2 |  | IEX6 | Low |

## Note:

This "priority-within-level" structure is only used to resolve simultaneous requests of the same priority level.

### 8.3 How Interrupts are Handled

The interrupt flags are sampled at S5P2 in each machine cycle. The sampled flags are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate a LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

1) An interrupt of equal or higher priority is already in progress.
2) The current (polling) cycle is not in the final cycle of the instruction in progress.
3) The instruction in progress is RETI or any write access to registers IEN0, IEN1, IEN2 or IP0 and IP1.
Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress is completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any write access to registers IEN0, IEN1, IEN2 or IP0 and IP1, then at least one more instruction will be executed before any interrupt is vectored too; this delay guarantees that changes of the interrupt status can be observed by the CPU.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if any interrupt flag is active but not being responded to for one of the conditions already mentioned, or if the flag is no longer active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle interrogates only the pending interrupt requests.
The polling cycle/LCALL sequence is illustrated in figure 8-11.
$\square$
Figure 8-11

## Interrupt Response Timing Diagram

Note that if an interrupt of a higher priority level goes active prior to S5P2 in the machine cycle labeled C3 in figure 8-11, then, in accordance with the above rules, it will be vectored to during C5 and C6 without any instruction for the lower priority routine to be executed.

Thus, the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, while in other cases it does not; then this has to be done by the user's software. The hardware clears the external interrupt flags IE0 and IE1 only if they were transition-activated. The hardware-generated LCALL pushes the contents of the program counter onto the stack (but it does not save the PSW) and reloads the program counter with an address that depends on the source of the interrupt being vectored too, as shown in the following (table 8-2).

Table 8-2
Interrupt Source and Vectors

| Interrupt Request Flags | Interrupt Vector Address | Interrupt Source |
| :--- | :--- | :--- |
| IE0 | $0003_{\mathrm{H}}$ | External interrupt 0 |
| TF0 | $000 \mathrm{~B}_{\mathrm{H}}$ | Timer 0 overflow |
| IE1 | $0013_{\mathrm{H}}$ | External interrupt 1 |
| TF1 | $001 \mathrm{~B}_{\mathrm{H}}$ | Timer 1 overflow |
| RI0/TI0 | $0023_{\mathrm{H}}$ | Serial channel 0 |
| TF2/EXF2 | $002 \mathrm{~B}_{\mathrm{H}}$ | Timer 2 overflow/ext. reload |
| IADC | $0043_{\mathrm{H}}$ | A/D converter |
| IEX2 | $004 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 2 |
| IEX3 | $0053_{\mathrm{H}}$ | External interrupt 3 |
| IEX4 | $005 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 4 |
| IEX5 | $0063_{\mathrm{H}}$ | External interrupt 5 |
| IEX6 | $006 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 6 |
| RI1/TI1 | $0083_{\mathrm{H}}$ | Serial channel 1 |
| CTF | $009 \mathrm{~B}_{\mathrm{H}}$ | Compare timer overflow |

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that the interrupt routine is no longer in progress, then pops the two top bytes from the stack and reloads the program counter. Execution of the interrupted program continues from the point where it was stopped. Note that the RETI instruction is very important because it informs the processor that the program left the current interrupt priority level. A simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress. In this case no interrupt of the same or lower priority level would be acknowledged.

### 8.4 External Interrupts

The external interrupts 0 and 1 can be programmed to be level-activated or negative-transition activated by setting or clearing bit ITO or IT1, respectively, in register TCON (see figure 8-5). If ITx $=0$ ( $x=0$ or 1 ), external interrupt $x$ is triggered by a detected low level at the $\mathbb{N T x}$ pin. If ITx = 1, external interrupt $x$ is negative edge-triggered. In this mode, if successive samples of the $\mathbb{N T X}$ pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.
If the external interrupt 0 or 1 is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.
The external interrupts 2 and 3 can be programmed to be negative or positive transition-activated by setting or clearing bit I2FR or I3FR in register T2CON (see figure $8-6$ ). If IxFR = 0 ( $x=2$ or 3 ), external interrupt $x$ is negative transition-activated. If $\mathrm{IxFR}=1$, external interrupt is triggered by a positive transition.

The external interrupts 4,5 , and 6 are activated by a positive transition. The external timer 2 reload trigger interrupt request flag EXF2 will be activated by a negative transition at pin P1.5/T2EX but only if bit EXEN2 is set.
Since the external interrupt pins (INT2 to INT6) are sampled once in each machine cycle, an input high or low should be held for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin low (high for INT2 and $\mathbb{N T} 3$, if it is programmed to be negative transition-active) for at least one cycle, and then hold it high (low) for at least one cycle to ensure that the transition is recognized so that the corresponding interrupt request flag will be set (see figure 8-12). The external interrupt request flags will automatically be cleared by the CPU when the service routine is called.
a) Level-Activated Interrupt

b) Transition-Activated Interrupt


Transition to
be detected

Figure 8-12
External Interrupt Detection

### 8.5 Response Time

If an external interrupt is recognized, its corresponding request flag is set at S5P2 in every machine cycle. The value is not polled by the circuitry until the next machine cycle. If the request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus a minimum of three complete machine cycles will elapse between activation and external interrupt request and the beginning of execution of the first instruction of the service routine.
A longer response time would be obtained if the request was blocked by one of the three previously listed conditions. If an interrupt of equal or higher priority is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than 3 cycles since the longest instructions (MUL and DIV) are only 4 cycles long; and, if the instruction in progress is RETI or a write access to registers IEN0, IEN1, IEN2 or IP0, IP1, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction, if the instruction is MUL or DIV).

Thus, in a single interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

## 9

## Instruction Set

The SAB 80C517 instruction set includes 111 instructions, 49 of which are single-byte, 45 two-byte and 17 three-byte instructions. The instruction opcode format consists of a function mnemonic followed by a "destination, source" operand field. This field specifies the data type and addressing method(s) to be used.

Like all other members of the 8051-family, the SAB 80C517 can be programmed with the same instruction set common to the basic member, the SAB 8051.
Thus, the SAB 80 C 517 is $100 \%$ software compatible to the SAB 8051 and may be programmed with 8051 assembler or high-level languages.

### 9.1 Addressing Modes

The SAB 80C517 uses five addressing modes:

- register
- direct
- immediate
- register indirect
- base register plus index-register indirect

Table 9-1 summarizes the memory spaces which may be accessed by each of the addressing modes.

## Register Addressing

Register addressing accesses the eight working registers (R0-R7) of the selected register bank. The least significant bit of the instruction opcode indicates which register is to be used. ACC, B, DPTR and CY, the Boolean processor accumulator, can also be addressed as registers.

## Direct Addressing

Direct addressing is the only method of accessing the special function registers. The lower 128 bytes of internal RAM are also directly addressable.

## Immediate Addressing

Immediate addressing allows constants to be part of the instruction in program memory.

Table 9-1
Addressing Modes and Associated Memory Spaces

| Addressing Modes | Associated Memory Spaces |
| :--- | :--- |
| Register addressing | R0 through R7 of selected register bank, ACC, <br> B, CY (Bit), DPTR |
| Direct addressing | Lower 128 bytes of internal RAM, special <br> function registers |
| Immediate addressing | Program memory |
| Register indirect addressing | Internal RAM (@R1, @R0, SP), external data <br> memory (@R1, @R0, @DPTR) |
| Base register plus index register addressing | Program memory (@DPTR + A, @PC + A) |

## Register Indirect Addressing

Register indirect addressing uses the contents of either R0 or R1 (in the selected register bank) as a pointer to locations in a 256-byte block: the 256 bytes of internal RAM or the lower 256 bytes of external data memory. Note that the special function registers are not accessible by this method. The upper half of the internal RAM can be accessed by indirect addressing only. Access to the full 64 Kbytes of external data memory address space is accomplished by using the 16 -bit data pointer. Execution of PUSH and POP instructions also uses register indirect addressing. The stack may reside anywhere in the internal RAM.

## Base Register plus Index Register Addressing

Base register plus index register addressing allows a byte to be accessed from program memory via an indirect move from the location whose address is the sum of a base register (DPTR or PC) and index register, ACC. This mode facilitates look-up table accesses.

## Boolean Processor

The Boolean processor is a bit processor integrated into the SAB 80C517. It has its own instruction set, accumulator (the carry flag), bit-addressable RAM and I/O.

## The Bit Manipulation Instructions Allow:

- set bit
- clear bit
- complement bit
- jump if bit is set
- jump if bit is not set
- jump if bit is set and clear bit
- move bit from / to carry

Addressable bits, or their complements, may be logically AND-ed or OR-ed with the contents of the carry flag. The result is returned to the carry register.

### 9.2 Introduction to the Instruction Set

The instruction set is divided into four functional groups:

- data transfer
- arithmetic
- logic
- control transfer


### 9.2.1 Data Transfer

Data operations are divided into three classes:

- general-purpose
- accumulator-specific
- address-object

None of these operations affects the PSW flag settings except a POP or MOV directly to the PSW.

## General-Purpose Transfers

- MOV performs a bit or byte transfer from the source operand to the destination operand.
- PUSH increments the SP register and then transfers a byte from the source operand to the stack location currently addressed by SP.
- POP transfers a byte operand from the stack location addressed by the SP to the destination operand and then decrements SP.


## Accumulator-Specific Transfers

- XCH exchanges the byte source operand with register A (accumulator).
- XCHD exchanges the low-order nibble of the source operand byte with the low-order nibble of $A$.
- MOVX performs a byte move between the external data memory and the accumulator. The external address can be specified by the DPTR register ( 16 bit ) or the R1 or R0 register ( 8 bit ).
- MOVC moves a byte from program memory to the accumulator. The operand in $A$ is used as an index into a 256 -byte table pointed to by the base register (DPTR or PC). The byte operand accessed is transferred to the accumulator.


## Address-Object Transfer

- MOV DPTR, \#data loads 16 bits of immediate data into a pair of destination registers, DPH and DPL.


### 9.2.2 Arithmetic

The SAB 80C517 has four basic mathematical operations. Only 8-bit operations using unsigned arithmetic are supported directly. The overflow flag, however, permits the addition and subtraction operation to serve for both unsigned and signed binary integers. Arithmetic can also be performed directly on packed BCD representations.

## Addition

- INC (increment) adds one to the source operand and puts the result in the operand.
- ADD adds A to the source operand and returns the result to A.
- ADDC (add with carry) adds A and the source operand, then adds one (1) if CY is set, and puts the result in $A$.
- DA (decimal-add-adjust for BCD addition) corrects the sum which results from the binary addition of two-digit decimal operands. The packed decimal sum formed by DA is returned to A. CY is set if the BCD result is greater than 99; otherwise, it is cleared.


## Subtraction

- SUBB (subtract with borrow) subtracts the second source operand from the the first operand (the accumulator), subtracts one (1) if CY is set and returns the result to $A$.
- DEC (decrement) subtracts one (1) from the source operand and returns the result to the operand.


## Multiplication

- MUL performs an unsigned multiplication of the A register, returning a double byte result. A receives the low-order byte, B receives the high-order byte. OV is cleared if the top half of the result is zero and is set if it is not zero. CY is cleared. AC is unaffected.


## Division

- DIV performs an unsigned division of the A register by the B register; it returns the integer quotient to the $A$ register and returns the fractional remainder to the $B$ register. Division by zero leaves indeterminate data in registers $A$ and $B$ and sets OV; otherwise, OV is cleared. CY is cleared. AC remains unaffected.


## Flags

Unless otherwise stated in the previous descriptions, the flags of PSW are affected as follows:

- CY is set if the operation causes a carry to or a borrow from the resulting high-order bit; otherwise CY is cleared.
- AC is set if the operation results in a carry from the low-order four bits of the result (during addition), or a borrow from the high-order bits to the low-order bits (during subtraction); otherwise AC is cleared.
- OV is set if the operation results in a carry to the high-order bit of the result but not a carry from the bit, or vice versa; otherwise OV is cleared. OV is used in two's-complement arithmetic, because it is set when the signal result cannot be represented in 8 bits.
- $P$ is set if the modulo-2 sum of the eight bits in the accumulator is 1 (odd parity); otherwise $P$ is cleared (even parity). When a value is written to the PSW register, the $P$ bit remains unchanged, as it always reflects the parity of $A$.


### 9.2.3 Logic

The SAB 80C517 performs basic logic operations on both bit and byte operands.

## Single-Operand Operations

- CLR sets A or any directly addressable bit to zero (0).
- SETB sets any directly bit-addressable bit to one (1).
- CPL is used to complement the contents of the A register without affecting any flag, or any directly addressable bit location.
- RL, RLC, RR, RRC, SWAP are the five operations that can be performed on A. RL, rotate left, RR, rotate right, RLC, rotate left through carry, RRC, rotate right through carry, and SWAP, rotate left four. For RLC and RRC the CY flag becomes equal to the last bit rotated out. SWAP rotates A left four places to exchange bits 3 through 0 with bits 7 through 4.


## Two-Operand Operations

- ANL performs bitwise logical AND of two operands (for both bit and byte operands) and returns the result to the location of the first operand.
- ORL performs bitwise logical OR of two source operands (for both bit and byte operands) and returns the result to the location of the first operand.
- XRL performs logical Exclusive OR of two source operands (byte operands) and returns the result to the location of the first operand.


### 9.2.4 Control Transfer

There are three classes of control transfer operations: unconditional calls, returns, jumps, conditional jumps, and interrupts. All control transfer operations, some upon a specific condition, cause the program execution to continue a non-sequential location in program memory.

## Unconditional Calls, Returns and Jumps

Unconditional calls, returns and jumps transfer control from the current value of the program counter to the target address. Both direct and indirect transfers are supported.

- ACALL and LCALL push the address of the next instruction onto the stack and then transfer control to the target address. ACALL is a 2-byte instruction used when the target address is in the current 2 K page. LCALL is a 3 -byte instruction that addresses the full 64 K program space. In ACALL, immediate data (i.e. an 11-bit address field) is concatenated to the five most significant bits of the PC (which is pointing to the next instruction). If ACALL is in the last 2 bytes of a 2 K page then the call will be made to the next page since the PC will have been incremented to the next instruction prior to execution.
- RET transfers control to the return address saved on the stack by a previous call operation and decrements the SP register by two (2) to adjust the SP for the popped address.
- AJMP, LJMP and SJMP transfer control to the target operand. The operation of AJMP and LJMP are analogous to ACALL and LCALL. The SJMP (short jump) instruction provides for transfers within a 256 -byte range centered about the starting address of the next instruction ( -128 to +127 ).
- JMP @A + DPTR performs a jump relative to the DPTR register. The operand in A is used as the offset ( $0-255$ ) to the address in the DPTR register. Thus, the effective destination for a jump can be anywhere in the program memory space.


## Conditional Jumps

Conditional jumps perform a jump contingent upon a specific condition. The destination will be within a 256-byte range centered about the starting address of the next instruction (- 128 to +127 ).

- JZ performs a jump if the accumulator is zero.
- JNZ performs a jump if the accumulator is not zero.
- JC performs a jump if the carry flag is set.
- JNC performs a jump if the carry flag is not set.
- JB performs a jump if the directly addressed bit is set.
- JNB performs a jump if the directly addressed bit is not set.
- JBC performs a jump if the directly addressed bit is set and then clears the directly addressed bit.
- CJNE compares the first operand to the second operand and performs a jump if they are not equal. CY is set if the first operand is less than the second operand; otherwise it is cleared. Comparisons can be made between A and directly addressable bytes in internal data memory or an immediate value and either A , a register in the selected register bank, or a register indirectly addressable byte of the internal RAM.
- DJNZ decrements the source operand and returns the result to the operand. A jump is performed if the result is not zero. The source operand of the DJNZ instruction may be any directly addressable byte in the internal data memory. Either direct or register addressing may be used to address the source operand.


## Interrupt Returns

- RETI transfers control as RET does, but additionally enables interrupts of the current priority level.


### 9.3 Instruction Definitions

All 111 instructions of the SAB 80C517 can essentially be condensed to 54 basic operations, in the following alphabetically ordered according to the operation mnemonic section.

| Instruction | Flag |  |  | Instruction | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CY | OV | AC |  | CY | OV | AC |
| ADD | X | X | X | SETB C | 1 |  |  |
| ADDC | X | X | X | CLR C | 0 |  |  |
| SUBB | X | X | X | CPL C | X |  |  |
| MUL | 0 | X |  | ANL C,bit | X |  |  |
| DIV | 0 | X |  | ANL C,/bit | X |  |  |
| DA | X |  |  | ORL C, bit | X |  |  |
| RRC | X |  |  | ORL C,/bit | X |  |  |
| RLC | X |  |  | MOV C,bit | X |  |  |
| CJNE | X |  |  |  |  |  |  |

A brief example of how the instruction might be used is given as well as its effect on the PSW flags. The number of bytes and machine cycles required, the binary machine language encoding, and a symbolic description or restatement of the function is also provided.

## Note:

Only the carry, auxiliary carry, and overflow flags are discussed. The parity bit is computed after every instruction cycle that alters the accumulator.

Similarily, instructions which alter directly addressed registers could affect the other status flags if the instruction is applied to the PSW. Status flags can also be modified by bit manipulation.

## Notes on Data Addressing Modes

Rn - Working register R0-R7
direct - 128 internal RAM locations, any I/O port, control or status register
@Ri - Indirect internal or external RAM location addressed by register R0 or R1
\#data - 8-bit constant included in instruction
\#data 16 - 16-bit constant included as bytes 2 and 3 of instruction
bit - 128 software flags, any bit-addressable I/O pin, control or status bit
A - Accumulator

## Notes on Program Addressing Modes

addr16 - Destination address for LCALL and LJMP may be anywhere within the 64-Kbyte program memory address space.
addr11 - Destination address for ACALL and AJMP will be within the same 2-Kbyte page of program memory as the first byte of the following instruction.
rel - SJMP and all conditional jumps include an 8-bit offset byte. Range is +127/-128 bytes relative to the first byte of the following instruction.

All mnemonics copyrighted: ${ }^{\bullet}$ Intel Corporation 1980

## ACALL addr11

Function: Absolute call
Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following instruction, then pushes the 16 -bit result onto the stack (low-order byte first) and increments the stack pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, op code bits $7-5$, and the second byte of the instruction. The subroutine called must therefore start within the same 2 K block of program memory as the first byte of the instruction following ACALL. No flags are affected.
Example: Initially SP equals $07_{\mathrm{H}}$. The label "SUBRTN" is at program memory location $0345_{\mathrm{H}}$. After executing the instruction

## ACALL SUBRTN

at location $0123_{\mathrm{H}}, \mathrm{SP}$ will contain $09_{\mathrm{H}}$, internal RAM location $08_{\mathrm{H}}$ and $09_{\mathrm{H}}$ will contain $25_{\mathrm{H}}$ and $01_{\mathrm{H}}$, respectively, and the PC will contain $0345_{\mathrm{H}}$.
Operation: ACALL
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow(P C 7-0)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((S P)) \leftarrow(P C 15-8)$
(PC10-0) $\leftarrow$ page address

Encoding: $\quad$\begin{tabular}{|ll|llll|l|l|lll}
a10 a9 a8 \& 1 \& 0 \& 0 \& 0 \& 1 <br>
\hline

$\quad$

a7 a6 a5 a4 \& a3 a2 a1 a0 <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 2

ADD A, <src-byte>
Function: Add
Description: ADD adds the byte variable indicated to the accumulator, leaving the result in the accumulator. The carry and auxiliary carry flags are set, respectively, if there is a carry out of bit 7 or bit 3 , and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry out of bit 6 but not out of bit 7 , or a carry out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.
Four source operand addressing modes are allowed: register, direct, registerindirect, or immediate.
Example: $\quad$ The accumulator holds $0 \mathrm{C}_{\mathrm{H}}\left(11000011_{\mathrm{B}}\right)$ and register 0 holds $0 \mathrm{AA} \mathrm{A}_{\mathrm{H}}$ ( 10101010 B ).
The instruction
ADD A,R0
will leave $6_{\mathrm{H}}\left(01101101_{\mathrm{B}}\right)$ in the accumulator with the AC flag cleared and both the carry flag and OV set to 1 .

ADD A,Rn
Operation: ADD
$(A) \leftarrow(A)+(R n)$

Encoding: $\quad$| 0 | 0 | 1 | 0 | 1 | r |
| :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ADD A,direct

Operation: ADD
$(A) \leftarrow(A)+($ direct $)$

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

ADD A, @R
Operation: ADD

$$
(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{Ri}))
$$

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ADD A, \#data

Operation: ADD
$(A) \leftarrow(A)+$ \#data

Encoding:

| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | immediate data

Bytes:
2
Cycles: 1

## ADDC A, < src-byte>

Function: Add with carry
Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the accumulator contents, leaving the result in the accumulator. The carry and auxiliary carry flags are set, respectively, if there is a carry out of bit 7 or bit 3 , and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry out of bit 6 but not out of bit 7 , or a carry out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, registerindirect, or immediate.
Example: $\quad$ The accumulator holds $0 \mathrm{C}_{\mathrm{H}}\left(11000011_{\mathrm{B}}\right)$ and register 0 holds $0 \mathrm{AA}_{\mathrm{H}}\left({ }^{\left(10101010_{\mathrm{B}}\right)}\right.$ with the carry flag set. The instruction
ADDC A,R0
will leave $6 \mathrm{E}_{\mathrm{H}}\left(01101110_{\mathrm{B}}\right)$ in the accumulator with AC cleared and both the carry flag and OV set to 1 .

ADDC A,Rn
Operation: ADDC
$(A) \leftarrow(A)+(C)+(R n)$

Encoding: $\quad$| 0 | 0 | 1 | 1 | 1 | 1 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ADDC A,direct

Operation: ADDC
$(A) \leftarrow(A)+(C)+($ direct $)$

Encoding: $\quad$\begin{tabular}{|llll|lllll|}
\hline 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad \quad$

direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

| ADDC | A, @Ri |  |  |
| :---: | :---: | :---: | :---: |
| Operation: | ADDC$(A) \leftarrow(A)+(C)+((R i))$ |  |  |
| Encoding: | 0011 | 011 i |  |
| Bytes: | 1 |  |  |
| Cycles: | 1 |  |  |
| ADDC | A, \#data |  |  |
| Operation: | ADDC$(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+\text { \#data }$ |  |  |
| Encoding: | 0011 | 0100 | immediate data |
| Bytes: | 2 |  |  |
| Cycles: | 1 |  |  |

## AJMP addr11

Function: Absolute jump
Description: AJMP transfers program execution to the indicated address, which is formed at runtime by concatenating the high-order five bits of the PC (after incrementing the PC twice), op code bits $7-5$, and the second byte of the instruction. The destination must therefore be within the same 2 K block of program memory as the first byte of the instruction following AJMP.

Example: The label "JMPADR" is at program memory location $0123_{\mathrm{H}}$. The instruction AJMP JMPADR is at location $0345_{\mathrm{H}}$ and will load the PC with $0123_{\mathrm{H}}$.
Operation: AJM P
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(PC10-0) $\leftarrow$ page address

Encoding:

| a10 a9 a8 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- |

a7 a6 a5 a4 a3 a2 a1 a0
Bytes:
2
Cycles:
2

## ANL <dest-byte>, <src-byte>

Function: Logical AND for byte variables
Description: ANL performs the bitwise logical AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.
The two operands allow six addressing mode combinations. When the destination is a accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the accumulator holds $0 \mathrm{C}_{3} \mathrm{H}\left(11000011_{\mathrm{B}}\right)$ and register 0 holds $0 \mathrm{AA}_{\mathrm{H}}$ $\left(10101010_{\mathrm{B}}\right)$ then the instruction
ANL A,R0
will leave $81_{\mathrm{H}}\left(10000001_{\mathrm{B}}\right)$ in the accumulator.
When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the accumulator at run-time.
The instruction
ANL P1, \#01110011 ${ }^{\text {B }}$
will clear bits 7,3 , and 2 of output port 1 .

ANL A,Rn
Operation: ANL
$(A) \leftarrow(A) \wedge(R n)$


## ANL A,direct

Operation: ANL
$(A) \leftarrow(A) \wedge($ direct $)$

Encoding: $\quad$| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

> direct address

Bytes: 2
Cycles: 1

ANL A, @Ri
Operation: ANL

$$
(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{Ri}))
$$

Encoding: $\quad$| 0 | 1 | 0 | 1 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ANL A, \#data

Operation: ANL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge$ \#data

| Encoding: | $\begin{array}{llllll}0 & 1 & 0 & 1 & 0 & 1\end{array} 0$ | 0 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bytes: | 2 |  |  |  |  |  |  |
| Cycles: | 1 |  |  |  |  |  |  |
|  |  | $1 m m e d i a t e ~ d a t a ~$ |  |  |  |  |  |

## ANL direct,A

Operation: ANL $($ direct $) \leftarrow($ direct $) \wedge(A)$

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

| ANL | direct, \#data |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operation: | ANL $($ direct $) \leftarrow($ direct $) \wedge$ \#data |  |  |  |
| Encoding: | 0101 | 0011 | direct address | immediate data |
| Bytes: | 3 |  |  |  |
| Cycles: | 2 |  |  |  |

## ANL C, <src-bit>

Function: Logical AND for bit variables
Description: If the Boolean value of the source bit is a logic 0 then clear the carry flag; otherwise leave the carry flag in its current state. A slash ("/" preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.

Only direct bit addressing is allowed for the source operand.
Example: $\quad$ Set the carry flag if, and only if, $P 1.0=1, A C C .7=1$, and $O V=0$ :
MOV C,P1.0 ; Load carry with input pin state
ANL C,ACC. 7 ; AND carry with accumulator bit 7
ANL C,/OV ; AND with inverse of overflow flag

## ANL C,bit

Operation: ANL
(C) $\leftarrow$ (C) $\wedge$ (bit)

Encoding:

| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
Bytes: 2
Cycles: 2
ANL C,/bit
Operation: ANL
$(C) \leftarrow(C) \wedge /$ (bit)

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

bit address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 2

CJNE <dest-byte >, < src-byte >, rel
Function: Compare and jump if not equal
Description: CJNE compares the magnitudes of the tirst two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.
The first two operands allow four addressing mode combinations: the accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.
Example: The accumulator contains $34_{\mathrm{H}} \mathrm{H}$. Register 7 contains $56_{\mathrm{H}}$. The first instruction in the sequence

|  | CJNE | R7, \#60H, NOT_EQ |  |
| :--- | :--- | :--- | :--- |
| $;$ | $\ldots$ | $\ldots$. | $; R 7=60_{H}$ |
| NOT_EQ | JC | REQ_LOW | $;$ If $R 7<60_{H}$ |
| $;$ | $\ldots$ | $\ldots$. | $; R 7>60_{H}$ |

sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than $60_{H}$.
If the data being presented to port 1 is also $3^{34} \mathrm{H}$, then the instruction
WAIT: CJNE A,P1,WAIT
clears the carry flag and continues with the next instruction in sequence, since the accumulator does equal the data read from P1. (If some other value was input on P 1 , the program will loop at this point until the P 1 data changes to 34 H ).

## CJNE A,direct,rel

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(A)<>$ (direct)
then $(P C) \leftarrow(P C)+$ relative offset
if $(A)<$ (direct)
then (C) $\leftarrow 1$
else (C) $\leftarrow 0$

Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
rel. address
Bytes:
3
Cycles: 2
CJNE A, \#data, rel
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(\mathrm{A})<>$ data
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
if $(A) \leftarrow$ data
then (C) $\leftarrow 1$
else (C) $\leftarrow 0$
Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Bytes:
3
Cycles: 2

## CJNE RN, \#data, rel

Operation:
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if (Rn) < > data
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
if $(\mathrm{Rn})$ < data
then $(C) \leftarrow 1$
else (C) $\leftarrow 0$

Encoding:

| 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |$\quad$ r r

$\square$ rel. address

Bytes: 3
Cycles: 2

CJNE @Ri, \#data, rel
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $((\mathrm{Ri}))<>$ data
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
if $((\mathrm{Ri}))<$ data
then $(C) \leftarrow 1$
else (C) $\leftarrow 0$

Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immediate data
rel. address
Bytes: 3
Cycles: 2

## CLR A

Function: Clear accumulator
Description: The accumulator is cleared (all bits set to zero). No flags are affected.
Example: The accumulator contains $5 \mathrm{C}_{\mathrm{H}}\left(01011100_{\mathrm{B}}\right)$. The instruction CLR A will leave the accumulator set to $00_{H}\left(00000000_{\mathrm{B}}\right)$.

## Operation: CLR

$$
(\mathrm{A}) \leftarrow 0
$$

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## CLR bit

Function: Clear bit
Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the carry flag or any directly addressable bit.
Example: Port 1 has previously been written with $5 \mathrm{D}_{\mathrm{H}}\left(01011101_{\mathrm{B}}\right)$. The instruction
CLR P1.2
will leave the port set to $59_{\mathrm{H}}\left(01011001_{\mathrm{B}}\right)$.

## CLR C

Operation: CLR
$(C) \leftarrow 0$

Encoding: $\quad$| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## CLR <br> bit

Operation: CLR
(bit) $\leftarrow 0$

Encoding: $\quad$| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Bytes:
2
Cycles: 1

## CPL A

Function: Complement accumulator
Description: Each bit of the accumulator is logically complemented (one's complement). Bits which previously contained a one are changed to zero and vice versa. No flags are affected.

Example: $\quad$ The accumulator contains $5 \mathrm{C}_{\mathrm{H}}\left(01011100_{\mathrm{B}}\right)$. The instruction CPL A will leave the accumulator set to ${ }^{0 A} 3_{\mathrm{H}}\left(10100011_{\mathrm{B}}\right)$.
Operation: CPL
$(\mathrm{A}) \leftarrow /(\mathrm{A})$

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## CPL bit

Function: Complement bit
Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice versa. No other flags are affected. CPL can operate on the carry or any directly addressable bit.

## Note:

When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.
Example: Port 1 has previously been written with $5 \mathrm{D}_{\mathrm{H}}\left(01011101_{\mathrm{B}}\right)$. The instruction sequence
CPL P1.1
CPL P1.2
will leave the port set to $5 \mathrm{~B}_{\mathrm{H}}\left(01011011_{\mathrm{B}}\right)$.

## CPL C

Operation: CPL
(bit) $\leftarrow /$ (C)

Encoding: $\quad$| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1
CPL bit
Operation: CPL
$(\mathrm{C}) \leftarrow /$ (bit)

Encoding:

| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Bytes: 2
Cycles: 1

## DA A

Function: Decimal adjust accumulator for addition
Description: DA A adjusts the eight-bit value in the accumulator resulting from the earlier addition of two variables (each in packed BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the accumulator producing the proper BCD digit in the loworder nibble. This internal addition would set the carry flag if a carry-out of the loworder four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.
If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carryout of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.
All of this occurs during the one instruction cycle. Essentially; this instruction performs the decimal conversion by adding $00_{\mathrm{H}}, 06_{\mathrm{H}}, 60_{\mathrm{H}}$, or $66_{\mathrm{H}}$ to the accumulator, depending on initial accumulator and PSW conditions.

## Note:

DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation, nor does DA A apply to decimal subtraction.
Example: The accumulator holds the value $56^{H}\left(01010110_{\mathrm{B}}\right)$ representing the packed BCD digits of the decimal number 56. Register 3 contains the value $6_{\mathrm{H}}^{\mathrm{H}}$ (01100111 B ) representing the packed $B C D$ digits of the decimal number 67. The carry flag is set. The instruction sequence

```
ADDC A,R3
DA A
```

will first perform a standard two's-complement binary addition, resulting in the value $0 \mathrm{BE}_{\mathrm{H}}\left({\left.10111110_{\mathrm{B}}\right) \text { in the accumulator. The carry and auxiliary carry flags will be }}^{2}\right.$ cleared.

The decimal adjust instruction will then alter the accumulator to the value ${ }^{24} \mathrm{H}$ $\left(00100100_{\mathrm{B}}\right)$, indicating the packed BCD digits of the decimal number 24 , the loworder two digits of the decimal sum of 56,67 , and the carry-in. The carry flag will be set by the decimal adjust instruction, indicating that a decimal overflow occurred. The true sum 56,67 , and 1 is 124.

BCD variables can be incremented or decremented by adding $0^{1} \mathrm{H}$ or $99_{\mathrm{H}}$. If the accumulator initially holds $30_{\mathrm{H}}$ (representing the digits of 30 decimal), then the instruction sequence

```
ADD A, #99H
DA A
```

will leave the carry set and 29 H in the accumulator, since $30+99=129$. The loworder byte of the sum can be interpreted to mean $30-1=29$.
Operation: DA
contents of accumulator are BCD
if $[[(A 3-0)>9] \vee[(A C)=1]]$
then $(\mathrm{A} 3-0) \leftarrow(\mathrm{A} 3-0)+6$
and
if $[[(A 7-4)>9] \vee[(C)=1]]$
then $(A 7-4) \leftarrow(A 7-4)+6$

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## DEC byte

Function: Decrement
Description: The variable indicated is decremented by 1 . An original value of $00_{\mathrm{H}}$ will underflow to $0 F F_{\mathrm{H}}$. No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: $\quad$ Register 0 contains $7 \mathrm{~F}_{\mathrm{H}}\left(01111111_{\mathrm{B}}\right)$. Internal RAM locations $7 \mathrm{E}_{\mathrm{H}}$ and $7 \mathrm{~F}_{\mathrm{H}}$ contain $00_{\mathrm{H}}$ and $40_{\mathrm{H}}$, respectively. The instruction sequence
DEC @R0
DEC R0
DEC @R0
will leave register 0 set to $7 \mathrm{E}_{\mathrm{H}}$ and internal RAM locations $7 \mathrm{E}_{\mathrm{H}}$ and $7 \mathrm{~F}_{\mathrm{H}}$ set to $0 \mathrm{FF}_{\mathrm{H}}$ and $3 \mathrm{~F}_{\mathrm{H}}$.

## DEC A

Operation: DEC
$(A) \leftarrow(A)-1$

Encoding: $\quad$| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

DEC Rn
Operation: DEC
$(R n) \leftarrow(R n)-1$

Encoding: $\quad$| 0 | 0 | 0 | 1 | 1 | 1 | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## DEC direct

Operation: DEC
(direct) $\leftarrow$ (direct) -1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1
DEC @Ri
Operation: DEC
$(($ Ri) $) \leftarrow(($ Ri) $)-1$

Encoding:

| 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## DIV <br> AB

Function: Divide
Description: DIV AB divides the unsigned eight-bit integer in the accumulator by the unsigned eight-bit integer in register B. The accumulator receives the integer part of the quotient; register $B$ receives the integer remainder. The carry and OV flags will be cleared.

Exception: If B had originally contained $00_{\mathrm{H}}$, the values returned in the accumulator and $B$ register will be undefined and the overflow flag will be set. The carry flag is cleared in any case.
Example: $\quad$ The accumulator contains $251\left(\mathrm{OFB}_{\mathrm{H}}\right.$ or $\left.11111011_{\mathrm{B}}\right)$ and B contains $18\left(12_{\mathrm{H}}\right.$ or $00010010_{\mathrm{B}}$ ). The instruction
DIV AB
will leave 13 in the accumulator $\left(0 D_{H}\right.$ or $\left.00001101_{B}\right)$ and the value $17\left(11_{H}\right.$ or $\left.00010001_{B}\right)$ in $B$, since $251=(13 \times 18)+17$. Carry and OV will both be cleared.
Operation: DIV
(A15-8)
$(\mathrm{B} 7-0) \quad \leftarrow(\mathrm{A}) /(\mathrm{B})$

Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 4

## DJNZ <byte>, < rel-addr>

Function: Decrement and jump if not zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of $00_{\mathrm{H}}$ will underflow to $0 \mathrm{FF}_{\mathrm{H}}$. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction. The location decremented may be a register or directly addressed byte.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: Internal RAM locations $40_{\mathrm{H}}, 50_{\mathrm{H}}$, and $60_{\mathrm{H}}$ contain the values, $01_{\mathrm{H}}, 70_{\mathrm{H}}$, and $15_{\mathrm{H}}$, respectively. The instruction sequence
DJNZ 40H,LABEL_1
DJNZ 50H,LABEL_2
DJNZ 60H,LABEL_3
will cause a jump to the instruction at label LABEL_2 with the values $00_{\mathrm{H}}, 6 \mathrm{~F}_{\mathrm{H}}$, and 15 H in the three RAM locations. The first jump was not taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence

> MOV R2, \#8

TOGGLE: CPL P1.7
DJNZ R2,TOGGLE
will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output port 1. Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

## DJNZ Rn,rel

Operation: DJNZ

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
$$

$$
(R n) \leftarrow(R n)-1
$$

$$
\text { if }(R n)>0 \text { or }(R n)<0
$$

$$
\text { then }(P C) \leftarrow(P C)+\text { rel }
$$

Encoding: $\quad$| 1 | 1 | 0 | 1 | 1 | 1 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

rel. address
Bytes:
2
Cycles:
2

## DJNZ direct,rel

Operation: DJNZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) -1
if $($ direct $)>0$ or (direct) $<0$
then $(P C) \leftarrow(P C)+$ rel
Encoding:

| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
rel. address
Bytes: 3
Cycles:
2

## INC <byte>

Function: Increment
Description: INC increments the indicated variable by 1 . An original value of $0 \mathrm{FF}_{H}$ will overflow to $00_{\mathrm{H}}$. No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: $\quad$ Register 0 contains $7 \mathrm{E}_{\mathrm{H}}(01111110 \mathrm{~B})$. Internal RAM locations $7 \mathrm{E}_{\mathrm{H}}$ and $7 \mathrm{~F}_{\mathrm{H}}$ contain $0 \mathrm{FF}_{\mathrm{H}}$ and $40_{\mathrm{H}}$, respectively. The instruction sequence
INC @RO
INC R0
INC @R0
will leave register 0 set to $7 \mathrm{~F}_{\mathrm{H}}$ and internal RAM locations $7 \mathrm{E}_{\mathrm{H}}$ and $7 \mathrm{~F}_{\mathrm{H}}$ holding (respectively) $00_{\mathrm{H}}$ and $41_{\mathrm{H}}$.

## INC A

Operation: INC

$$
(A) \leftarrow(A)+1
$$

Encoding: $\quad$| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes:
1
Cycles: 1

## INC $\quad$ Rn

Operation: INC

$$
(R n) \leftarrow(R n)+1
$$

Encoding: $\quad$| 0 | 0 | 0 | 0 | 1 | 1 | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

INC direc
Operation: INC $($ direct $) \leftarrow($ direct $)+1$

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

## INC @Ri

Operation: INC
$(($ Ri) $) \leftarrow(($ Ri) $)+1$

Encoding: $\quad$| 0 | 0 | 0 | 0 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## INC DPTR

Function: Increment data pointer
Description: Increment the 16-bit data pointer by 1. A 16-bit increment (modulo $2^{16}$ ) is performed; an overflow of the low-order byte of the data pointer (DPL) from $0 \mathrm{FF}_{\mathrm{H}}$ to $00_{\mathrm{H}}$ will increment the high-order byte (DPH). No flags are affected.
This is the only 16 -bit register which can be incremented.
Example: Registers DPH and DPL contain 12 H and 0 FE $\mathrm{E}_{\mathrm{H}}$, respectively. The instruction sequence

INC DPTR
INC DPTR
INC DPTR
will change DPH and DPL to 13 H and $0^{01} \mathrm{H}$.
Operation: INC
$($ DPTR $) \leftarrow($ DPTR $)+1$

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

JB bit,rel
Function: Jump if bit is set
Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is $11001010_{\mathrm{B}}$. The accumulator holds 56 $(01010110 \mathrm{~B})$. The instruction sequence
JB P1.2,LABEL1
JB ACC.2,LABEL2
will cause program execution to branch to the instruction at label LABEL2.
Operation: JB
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $($ bit $)=1$
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel

Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
rel. address
Bytes: 3
Cycles: 2

JBC bit,rel
Function: Jump if bit is set and clear bit
Description: If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. In either case, clear the designated bit. The branch destination is computed by adding the signed relative displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

## Note:

When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.
Example: $\quad$ The accumulator holds $56 \mathrm{H}\left(01010110_{\mathrm{B}}\right)$. The instruction sequence
$\begin{array}{ll}\text { JBC } & \text { ACC.3,LABEL1 } \\ \text { JBC } & \text { ACC.2,LABEL2 }\end{array}$
will cause program execution to continue at the instruction identified by the label LABEL2, with the accumulator modified to $52_{\mathrm{H}}\left(01010010_{\mathrm{B}}\right)$.
Operation: JBC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(b i t)=1$
then (bit) $\leftarrow 0$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$

Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0

bit address
rel. address
Bytes: 3
Cycles: 2

## JC rel

Function: Jump if carry is set
Description: If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relativedisplacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Example: The carry flag is cleared. The instruction sequence
JC LABEL1
CPL C
JC LABEL2
will set the carry and cause program execution to continue at the instruction identified by the label LABEL2.
Operation: JC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(C)=1$
then $(P C) \leftarrow(P C)+$ rel

Encoding:

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | rel. address

Bytes:
2
Cycles: 2

JMP @A + DPTR
Function: Jump indirect
Description: Add the eight-bit unsigned contents of the accumulator with the sixteen-bit data pointer, and load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo $2^{16}$ ): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the accumulator nor the data pointer is altered. No flags are affected.

Example: An even number from 0 to 6 is in the accumulator. The following sequence of instructions will branch to one of four AJMP instructions in a jump table starting at JMP_TBL:

MOV DPTR,\#JMP_TBL
JMP @A + DPTR
JMP_TBL: AJMP LABEL0
AJMP LABEL1
AJMP LABEL2
AJMP LABEL3
If the accumulator equals ${ }^{04} \mathrm{H}$ when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.
Operation: JMP
$(\mathrm{PC}) \leftarrow(\mathrm{A})+(\mathrm{DPTR})$

Encoding: $\quad$| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

JNB bit,rel
Function: Jump if bit is not set
Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example: $\quad$ The data present at input port 1 is $11001010_{\mathrm{B}}$. The accumulator holds $56_{\mathrm{H}} \mathrm{H}$ $(01010110 \mathrm{~B})$. The instruction sequence
JNB P1.3,LABEL1
JNB ACC.3,LABEL2
will cause program execution to continue at the instruction at label LABEL2.
Operation: JNB
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if (bit) $=0$
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel.

Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
rel. address
Bytes: 3
Cycles: 2

JNC rel
Function: Jump if carry is not set
Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example: The carry flag is set. The instruction sequence
JNC LABEL1
CPL C
JNC LABEL2
will clear the carry and cause program execution to continue at the instruction identified by the label LABEL2.
Operation: JNC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(\mathrm{C})=0$
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Encoding:

| 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0 rel. address

Bytes: 2
Cycles: 2

## JNZ rel

Function: Jump if accumulator is not zero
Description: If any bit of the accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected.

Example: The accumulator originally holds $00_{H}$. The instruction sequence
JNZ LABEL1
INC A
JNZ LABEL2
will set the accumulator to $01^{1} \mathrm{H}$ and continue at label LABEL2.
Operation: JNZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(A) \neq 0$
then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel.

Encoding:

| 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | rel. address

Bytes: 2
Cycles: 2

## JZ

rel
Function: Jump if accumulator is zero
Description: If all bits of the accumulator are zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected.

Example: $\quad$ The accumulator originally contains 01 H . The instruction sequence
JZ LABEL1
DEC A
JZ LABEL2
will change the accumulator to $00_{\mathrm{H}}$ and cause program execution to continue at the instruction identified by the label LABEL2.
Operation: JZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(A)=0$
then $(P C) \leftarrow(P C)+$ rel

Encoding:

| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | rel. address

Bytes:
2
Cycles: 2

## LCALL addr16

Function: Long call
Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the stack pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64 Kbyte program memory address space. No flags are affected.
Example: Initially the stack pointer equals $07_{\mathrm{H}}$. The label "SUBRTN" is assigned to program memory location $1234^{123}$. After executing the instruction

## LCALL SUBRTN

at location $0123_{\mathrm{H}}$, the stack pointer will contain $09_{\mathrm{H}}$, internal RAM locations $0^{0} \mathrm{H}$ and $0_{H}$ will contain $26_{H}$ and $0_{H}$, and the $P C$ will contain $1234_{\mathrm{H}}$.
Operation: LCALL
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
$(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow(P C 7-0)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((S P)) \leftarrow(P C 15-8)$
$(\mathrm{PC}) \leftarrow$ addr15-0

Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| addr15 . addr8 |
| :--- | :--- |
| addr7 . addr0 |

Bytes: 3
Cycles: 2

## LJMP addr16

Function: Long jump
Description: LJMP causes an unconditional branch to the indicated address, by loading the highorder and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64K program memory address space. No flags are affected.

Example: The label "JMPADR" is assigned to the instruction at program memory location ${ }^{1234} \mathrm{H}$. The instruction

## LJMP JMPADR

 at location $0123_{\mathrm{H}}$ will load the program counter with 1234 H .Operation: LJMP

$$
(\mathrm{PC}) \leftarrow \operatorname{addr} 15-0
$$

Encoding:

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

addr15 . . . addr8
addr7 . . . addr0
Bytes: 3
Cycles: 2

MOV <dest-byte>, <src-byte>
Function: Move byte variable
Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

Example: Internal RAM location $30_{\mathrm{H}}$ holds $40_{\mathrm{H}}$. The value of RAM location $40_{\mathrm{H}}$ is $10_{\mathrm{H}}$. The data present at input port 1 is $11001010 \mathrm{~B}\left(0 \mathrm{CA}_{\mathrm{H}}\right)$.
MOV R0, \#30H ; RO $<=30 \mathrm{H}$
MOV A, @RO ; A $<=40 \mathrm{H}$
MOV R1,A ; R1 $<=40 \mathrm{H}$
MOV B, @R1 ; B $<=10_{\mathrm{H}}$
MOV @R1,P1 ; RAM $(40 \mathrm{H})<=0 \mathrm{CAH}$
MOV P2,P1 ; P2 $<=$ 0CAH
leaves the value $30_{\mathrm{H}}$ in register $0,40_{\mathrm{H}}$ in both the accumulator and register $1,10_{\mathrm{H}}$ in register B , and $0 \mathrm{CA}_{\mathrm{H}}\left(11001010_{\mathrm{B}}\right)$ both in RAM location $40_{\mathrm{H}}$ and output on port 2.

MOV A,Rn
Operation: MOV

$$
(\mathrm{A}) \leftarrow(\mathrm{Rn})
$$

Encoding: $\quad$| 1 | 1 | 1 | 0 | 1 | 1 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## MOV A,direct *)

Operation: MOV
$($ A $) \leftarrow$ (direct)

Encoding:

| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | direct address

Bytes: 2
Cycles: 1

[^1]MOV A,@Ri
Operation: MOV
$(A) \leftarrow((R i))$

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1
MOV A, \#data
Operation: MOV
$($ A $) \leftarrow$ \#data

Encoding:

| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immediate data
Bytes:
2
Cycles: 1

MOV Rn,A
Operation: MOV
$(\mathrm{Rn}) \leftarrow(\mathrm{A})$

Encoding: $\quad$| 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ r r

Bytes: 1
Cycles: 1

## MOV Rn,direct

Operation: MOV
$($ Rn $) \leftarrow$ (direct)
Encoding:
101011 rrr direct address

Bytes:
2
Cycles:
2

| MOV | Rn, \#data |  |  |
| :---: | :---: | :---: | :---: |
| Operation: | MOV <br> $(\mathrm{Rn}) \leftarrow$ \#data |  |  |
| Encoding: | 0111 | 1 rrr | immediate data |
| Bytes: | 2 |  |  |
| Cycles: | 1 |  |  |
| MOV | direct, A |  |  |
| Operation: | MOV$(\text { direct }) \leftarrow(\mathrm{A})$ |  |  |
| Encoding: | 1111 | 0101 | direct address |
| Bytes: | 2 |  |  |
| Cycles: | 1 |  |  |

## MOV direct,Rn

Operation: MOV (direct) $\leftarrow(\mathrm{Rn})$

Encoding: $\quad$\begin{tabular}{|llll|ll|}
1 \& 0 \& 0 \& 0 \& 1 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 2
MOV direct,direct
Operation: MOV
(direct) $\leftarrow$ (direct)
Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

dir.addr. (src) dir.addr. (dest)

Bytes: 3
Cycles: 2

MOV direct, @ Ri
Operation: MOV

$$
\text { (direct) } \leftarrow((\mathrm{Ri}))
$$

Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
Bytes: 2
Cycles: 2
MOV direct, \#data
Operation: MOV (direct) $\leftarrow$ \#data

Encoding:

| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
immediate data
Bytes: 3
Cycles: 2
MOV @ Ri,A
Operation: MOV $(($ Ri) $) \leftarrow(\mathrm{A})$

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1
MOV @ Ri,direct
Ooeration: MOV
$(($ Ri $)) \leftarrow$ (direct $)$

Encoding:

| 1010 | 011 |
| :--- | :--- | :--- | :--- |

direct address
Bytes:
2
Cycles:
2

| MOV @ Ri,\#data |  |
| :--- | :--- |
| Operation: | MOV |
|  | $(($ Ri $)) \leftarrow$ \#data |

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& i <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

MOV <dest-bit>, <src-bit>
Function: Move bit data
Description: The Boolean variable indicated by the second operand is copied into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No other register or flag is affected.

Example: $\quad$ The carry flag is originally set. The data present at input port 3 is $11000101_{\mathrm{B}}$. The data previously written to output port 1 is $35_{\mathrm{H}}\left(00110101_{\mathrm{B}}\right)$.
MOV P1.3,C
MOV C,P3.3
MOV P1.2,C
will leave the carry cleared and change port 1 to $39_{\mathrm{H}}\left(00111001_{\mathrm{B}}\right)$.
MOV C,bit
Operation: MOV
(C) $\leftarrow$ (bit)

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad \quad \quad$ bit address

Bytes:
2
Cycles: 1
MOV bit,C
Operation: MOV
(bit) $\leftarrow$ (C)

Encoding:

| 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Bytes:
2
Cycles: 2

## MOV DPTR, \#data16

Function: Load data pointer with a 16-bit constant
Description: The data pointer is loaded with the 16 -bit constant indicated. The 16 bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.
Example: The instruction
MOV DPTR, \#1234H
will load the value $1234^{H}$ into the data pointer: DPH will hold $12^{H}$ and DPL will hold ${ }^{34} \mathrm{H}$.
Operation: MOV
(DPTR) $\leftarrow$ \#data15-0
DPH $\square$ DPL $\leftarrow$ \#data15-8 $\square$ \#data7-0

Encoding:

| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immed. data $15 \ldots 8$
immed. data $7 \ldots 0$
Bytes: 3
Cycles: 2

MOVC A, @A + <base-reg>
Function: Move code byte
Description: The MOVC instructions load the accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit accumulator contents and the contents of a sixteen-bit base register, which may be either the data pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added to the accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.
Example: A value between 0 and 3 is in the accumulator. The following instructions will translate the value in the accumulator to one of four values defined by the DB (define byte) directive.

| REL_PC: | INC | A |
| ---: | :--- | :--- |
| MOVC | A, @A + PC |  |
| RET |  |  |
| DB | 66 H |  |
| DB | 77 H |  |
| DB | 88 H |  |
| DB | 99 H |  |

If the subroutine is called with the accumulator equal to $0^{0} \mathrm{H}$, it will return with $77_{\mathrm{H}}^{\mathrm{H}}$ in the accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the accumulator instead.

MOVC A, @A + DPTR
Operation: MOVC
$(\mathrm{A}) \leftarrow((\mathrm{A})+(\mathrm{DPTR}))$

Encoding: $\quad$| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

MOVC A, @A + PC
Operation: MOVC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow((\mathrm{A})+(\mathrm{PC}))$

Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

## MOVX <dest-byte>, <src-byte>

Function: Move external
Description: The MOVX instructions transfer data between the accumulator and a byte of external data memory, hence the " $X$ " appended to MOV. There are two types of instructions, differing in whether they provide an eight bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.
In the second type of MOVX instructions, the data pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 special function register retains its previous contents while the P2 output buffers are emining the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64 Kbyte), since no additional instructions are needed to set up the output ports.
It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the data pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.
Example: An external 256-byte RAM using multiplexed address/data lines (e.g. an SAB 8155 RAM/I/O/timer) is connected to the SAB 80(c)5XX port 0 . Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12 H and $34_{\mathrm{H}}$. Location $34_{\mathrm{H}}$ of the external RAM holds the value $56^{\mathrm{H}}$. The instruction sequence
$\begin{array}{ll}\text { MOVX } & \text { A, @R1 } \\ \text { MOVX } & \text { @R0,A }\end{array}$
copies the value 56 H into both the accumulator and external RAM location 12 H .

MOVX A,@Ri
Operation: MOVX
$(A) \leftarrow((R i))$

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $i$ |  |  |  |  |  |  |

Bytes: 1
Cycles: 2
MOVX A,@DPTR
Operation: MOVX
$(\mathrm{A}) \leftarrow((\mathrm{DPTR}))$

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2
MOVX @Ri,A
Operation: MOVX
$((\mathrm{Ri})) \leftarrow(\mathrm{A})$

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 0 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2
MOVX @DPTR,A
Operation: MOVX
((DPTR)) (A)

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

## MUL AB

Function: Multiply
Description: MUL AB multiplies the unsigned eight-bit integers in the accumulator and register B. The low-order byte of the sixteen-bit product is left in the accumulator, and the high-order byte in B . If the product is greater than $255\left(0 \mathrm{FF}_{\mathrm{H}}\right)$ the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.

Example: Originally the accumulator holds the value $80(50 \mathrm{H})$. Register B holds the value 160 $\left(\mathrm{OAOH}_{\mathrm{H}}\right)$. The instruction
MUL AB
will give the product $12,800\left(3200_{H}\right)$, so $B$ is changed to $32_{H}\left(00110010_{B}\right)$ and the accumulator is cleared. The overflow flag is set, carry is cleared.
Operation: MUL
(A7-0)
$(\mathrm{B} 15-8) \leftarrow(\mathrm{A}) \times(\mathrm{B})$

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 4

## NOP

## Function: No operation

Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.
Example: It is desired to produce a low-going output pulse on bit 7 of port 2 lasting exactly 5 cycles. A simple SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the instruction sequence

CLR P2.7
NOP
NOP
NOP
NOP
SETB P2.7
Operation: NOP

Encoding: $\quad$| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ORL <dest-byte> <src-byte>

Function: Logical OR for byte variables
Description: ORL performs the bitwise logical OR operation between the indicated variables, storing the results in the destination byte. No flags are affected .
The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the accumulator holds $0 \mathrm{C}_{3} \mathrm{H}\left(11000011_{\mathrm{B}}\right)$ and R0 holds $55_{\mathrm{H}}\left(01010101_{\mathrm{B}}\right)$ then the instruction

ORL A,RO
will leave the accumulator holding the value $0 \mathrm{D} 7_{\mathrm{H}}\left(11010111_{\mathrm{B}}\right)$.
When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the accumulator at run-time. The instruction

ORL P1,\#00110010B
will set bits 5,4 , and 1 of output port 1 .
ORL A,Rn
Operation: ORL

$$
(A) \leftarrow(A) \vee(R n)
$$

Encoding:
Bytes: 1
Cycles: 1

## ORL A,direct

Operation: ORL

$$
(A) \leftarrow(A) \vee(\text { direct })
$$

Encoding:

| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes:
2
Cycles: 1

ORL A,@Ri
Operation: ORL

$$
(A) \leftarrow(A) \vee((\mathrm{Ri}))
$$

Encoding:

| 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## ORL A,\#data

Operation:


$$
(\mathrm{A}) \leftarrow(\mathrm{A}) \vee \text { \#data }
$$

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immediate data

Bytes:
2
Cycles: 1
ORL direct,A
Operation: ORL

$$
(\text { direct }) \leftarrow(\text { direct }) \vee(\text { A })
$$

Encoding:

| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes:
2
Cycles:
1

## ORL direct, \#data

Operation: ORL (direct) $\leftarrow$ (direct) $\vee$ \#data

Encoding:

| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
immediate data
Bytes: 3
Cycles: 2

ORL C, <src-bit>
Function: Logical OR for bit variables
Description: Set the carry flag if the Boolean value is a logic 1 ; leave the carry in its current state otherwise. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.

Example: $\quad$ Set the carry flag if, and only if, $\mathrm{P} 1.0=1, \mathrm{ACC} .7=1$, or $\mathrm{OV}=0$ :
MOV C,P1.0 ; Load carry with input pin P1.0
ORL C,ACC. 7 ; OR carry with the accumulator bit 7
ORL C,/OV ; OR carry with the inverse of OV

## ORL C,bit

Operation: ORL

$$
(\mathrm{C}) \leftarrow(\mathrm{C}) \vee(\text { bit })
$$

Encoding: $\quad$| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Bytes:
2
Cycles:
2

ORL C,/bit
Operation: ORL
$(C) \leftarrow(C) \vee /$ (bit)

Encoding:

| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Bytes:
2
Cycles: 2

## POP direct

Function: Pop from stack
Description: The contents of the internal RAM location addressed by the stack pointer is read, and the stack pointer is decremented by one. The value read is the transfer to the directly addressed byte indicated. No flags are affected.

Example: $\quad$ The stack pointer originally contains the value 32 H , and internal RAM locations $30_{\mathrm{H}}$ through $32_{\mathrm{H}}$ contain the values $20_{\mathrm{H}}, 23_{\mathrm{H}}$, and $01_{\mathrm{H}}$, respectively. The instruction sequence
POP DPH
POP DPL
will leave the stack pointer equal to the value $30_{\mathrm{H}}$ and the data pointer set to $0123_{\mathrm{H}}$. At this point the instruction
POP SP
will leave the stack pointer set to ${ }^{20} \mathrm{H}$. Note that in this special case the stack pointer was decremented to $2 \mathrm{~F}_{\mathrm{H}}$ before being loaded with the value popped $\left(20_{H}\right)$.
Operation: POP
(direct) $\leftarrow((S P))$
$(S P) \leftarrow(S P)-1$

Encoding:


Bytes: 2
Cycles: 2

## PUSH direct

Function: Push onto stack
Description: The stack pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the stack pointer. Otherwise no flags are affected.

Example: On entering an interrupt routine the stack pointer contains $09_{\mathrm{H}}$. The data pointer holds the value 0123 H . The instruction sequence

```
PUSH DPL
PUSH DPH
```

will leave the stack pointer set to $0 B_{H}$ and store $23_{H}$ and $01_{H}$ in internal RAM locations $0 A_{H}$ and $0 B_{H}$, respectively.
Operation: PUSH
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow$ (direct)

Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | direct address

Bytes: 2
Cycles: 2

## RET

Function: Return from subroutine
Description: RET pops the high and low-order bytes of the PC successively from the stack, decrementing the stack pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Example: $\quad$ The stack pointer originally contains the value $0 B_{H}$. Internal RAM locations $0 A_{H}$ and $0 \mathrm{~B}_{\mathrm{H}}$ contain the values $23_{\mathrm{H}}$ and $01_{\mathrm{H}}$, respectively. The instruction

## RET

will leave the stack pointer equal to the value $09_{\mathrm{H}}$. Program execution will continue at location 0123 H .
Operation: RET $($ PC15-8) $\leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$(\mathrm{PC} 7-0) \leftarrow((\mathrm{SP}))$
$(S P) \leftarrow(S P)-1$

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

## RETI

Function: Return from interrupt
Description: RETI pops the high and low-order bytes of the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The stack pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower or same-level interrupt is pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.
Example: $\quad$ The stack pointer originally contains the value $0 B_{H}$. An interrupt was detected during the instruction ending at location $0122_{\mathrm{H}}$. Internal RAM locations $0 A_{H}$ and $0 \mathrm{~B}_{\mathrm{H}}$ contain the values $23_{\mathrm{H}}$ and $01_{\mathrm{H}}$, respectively. The instruction
RETI
will leave the stack pointer equal to $09_{\mathrm{H}}$ and return program execution to location $0123_{\mathrm{H}}$.

Operation: RETI
$($ PC15-8) $\leftarrow((S P))$
$(S P) \leftarrow(S P)-1$
$(\mathrm{PC} 7-0) \leftarrow((\mathrm{SP}))$
$(S P) \leftarrow(S P)-1$

Encoding: $\quad$| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 2

## RL A

Function: Rotate accumulator left
Description: The eight bits in the accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.
Example: $\quad$ The accumulator holds the value $0 \mathrm{C}_{\mathrm{H}} \mathrm{H}\left(11000101_{\mathrm{B}}\right)$. The instruction RL A
leaves the accumulator holding the value $\mathrm{8B}_{\mathrm{H}}\left(10001011_{\mathrm{B}}\right)$ with the carry unaffected.
Operation: RL
$(A n+1) \leftarrow(A n) \mathrm{n}=0-6$ $(\mathrm{A} 0) \leftarrow(\mathrm{A} 7)$

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## RLC A

Function: Rotate accumulator left through carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.
Example: $\quad$ The accumulator holds the value $0 \mathrm{C}_{\mathrm{H}}\left(11000101_{\mathrm{B}}\right)$, and the carry is zero. The instruction

## RLC A

leaves the accumulator holding the value $8 \mathrm{~A}_{\mathrm{H}}(10001010 \mathrm{~B})$ with the carry set.
Operation: RLC
$(A n+1) \leftarrow(A n) n=0-6$
$(\mathrm{A} 0) \leftarrow(\mathrm{C})$
$(\mathrm{C}) \leftarrow(\mathrm{A} 7)$

Encoding: $\quad$| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## RR A

Function: Rotate accumulator right
Description: The eight bits in the accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.
Example: $\quad$ The accumulator holds the value $0 \mathrm{C}_{\mathrm{H}} \mathrm{H}\left(11000101_{\mathrm{B}}\right)$. The instruction RR A
leaves the accumulator holding the value $0 \mathrm{E}_{2} \mathrm{H}\left(11100010_{\mathrm{B}}\right)$ with the carry unaffected.

Operation: RR
$(A n) \leftarrow(A n+1) n=0-6$ $(\mathrm{A} 7) \leftarrow(\mathrm{A} 0)$

Encoding: $\quad$| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## RRC A

Function: Rotate accumulator right through carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.

Example: $\quad$ The accumulator holds the value $0 \mathrm{C}_{\mathrm{H}}\left(11000101_{\mathrm{B}}\right)$, the carry is zero. The instruction

RRC A
leaves the accumulator holding the value $6^{2} \mathrm{H}\left(01100010_{\mathrm{B}}\right)$ with the carry set.
Operation: RRC
$(A n) \leftarrow(A n+1) n=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{C})$
$(\mathrm{C}) \leftarrow(\mathrm{AO})$

Encoding: $\quad$| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: $\quad 1$

## SETB <bit>

Function: Set bit
Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directiy addressable bit. No other flags are affected.
Example: $\quad$ The carry flag is cleared. Output port 1 has been written with the value $34_{\mathrm{H}}$ $\left(00110100_{\mathrm{B}}\right)$. The instructions
SETB C
SETB P1.0
will leave the carry flag set to 1 and change the data output on port 1 to $35_{\mathrm{H}}$ (00110101B).

## SETB C

Operation: SETB
(C) $\leftarrow 1$

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## SETB bit

Operation: SETB
(bit) $\leftarrow 1$

Encoding:
 bit address

Bytes: 2
Cycles: 1

## SJMP rel

Function: Short jump
Description: Program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes following it.
Example: The label "RELADR" is assigned to an instruction at program memory location ${ }^{0123} \mathrm{H}$. The instruction
SJMP RELADR
will assemble into location $0100_{\mathrm{H}}$. After the instruction is executed, the PC will contain the value 0123 H .

## Note:

Under the above conditions the instruction following SJMP will be at 102 H . Therefore, the displacement byte of the instruction will be the relative offset $\left(0123 \mathrm{H}^{-}\right.$ $\left.0102_{H}\right)={ }^{21} \mathrm{H}$. In other words, an SJMP with a displacement of $0 \mathrm{FE}_{\mathrm{H}}$ would be a one-instruction infinite loop.
Operation: SJMP
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$
Encoding:
100000000 rel. address

Bytes:
2
Cycles: 2

## SUBB A, <src-byte>

Function: Subtract with borrow
Description: SUBB subtracts the indicated variable and the carry flag together from the accumulator, leaving the result in the accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the accumulator along with the source operand). AC is set if a borrow is needed for bit 3 , and cleared otherwise. OV is set if a borrow is needed into bit 6 but not into bit 7 , or into bit 7 but not bit 6 .
When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, registerindirect, or immediate.
Example: $\quad$ The accumulator holds $0 \mathrm{C} 9_{\mathrm{H}}\left(11001001_{\mathrm{B}}\right)$, register 2 holds $54_{\mathrm{H}}\left(01010100_{\mathrm{B}}\right)$, and the carry flag is set. The instruction
SUBB A,R2
will leave the value ${ }^{74} \mathrm{H}\left(01110100_{\mathrm{B}}\right)$ in the accumulator, with the carry flag and AC cleared but OV set.
Notice that $0 \mathrm{C} 9_{\mathrm{H}}$ minus $54_{\mathrm{H}}$ is $75_{\mathrm{H}}$. The difference between this and the above result is due to the (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

## SUBB A,Rn

Operation: SUBB
$(A) \leftarrow(A)-(C)-(R n)$

Encoding:
$100181 r r r$

Bytes: 1
Cycles: 1

## SUBB A,direct

Operation: SUBB

$$
(A) \leftarrow(A)-(C)-(\text { direct })
$$

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

## SUBB A, @ Ri

Operation: SUBB

$$
(A) \leftarrow(A)-(C)-((R i))
$$

Encoding:

| 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | 1

Bytes: 1
Cycles: 1

## SUBB A, \#data

Operation: SUBB

$$
(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-\text { \#data }
$$

Encoding: $\quad$\begin{tabular}{|llll|lllll}
1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1

## SWAP A

Function: Swap nibbles within the accumulator
Description: SWAP A interchanges the low and high-order nibbles (four-bit fields) of the accumulator (bits 3-0 and bits 7-4). The operation can also be thought of as a fourbit rotate instruction. No flags are affected.
Example: $\quad$ The accumulator holds the value $0 \mathrm{C}_{5} \mathrm{H}\left(11000101_{\mathrm{B}}\right)$. The instruction SWAP A
leaves the accumulator holding the value $5^{-} \mathrm{C}_{\mathrm{H}}\left(01011100_{\mathrm{B}}\right)$.
Operation: SWAP
$(\mathrm{A} 3-0) \leftrightarrows(\mathrm{A} 7-4),(\mathrm{A} 7-4) \leftarrow(\mathrm{A} 3-0)$

Encoding: $\quad$| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## XCH A, <byte>

Function: Exchange accumulator with byte variable
Description: XCH loads the accumulator with the contents of the indicated variable, at the same time writing the original accumulator contents to the indicated variable. The source/ destination operand can use register, direct, or register-indirect addressing.

Example: $\quad \mathrm{R} 0$ contains the address $20_{\mathrm{H}}$. The accumulator holds the value $3 \mathrm{~F}_{\mathrm{H}}\left(0011111_{\mathrm{B}}\right)$. Internal RAM location $20_{H}$ holds the value $75_{H}\left(01110101_{\mathrm{B}}\right)$. The instruction
XCH A, @R0
will leave RAM location $20_{H}$ holding the value $3 \mathrm{~F}_{\mathrm{H}}\left(00111111_{\mathrm{B}}\right)$ and $75_{\mathrm{H}}$ $\left(01110101_{B}\right)$ in the accumulator.

XCH A,Rn
Operation: XCH

$$
(\mathrm{A}) \leftrightarrows(\mathrm{Rn})
$$

Encoding: $\quad$| 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- |
| 1 | r | r |  |

Bytes: 1
Cycles: 1
XCH A,direct
Operation: XCH
(A) $\leftrightarrows$ (direct)

Encoding:
 direct address

Bytes: 2
Cycles: 1

XCH A, @ Ri
Operation: XCH
$(\mathrm{A}) \leftrightarrows((\mathrm{Ri}))$

Encoding: $\quad$| 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## XCHD A,@Ri

Function: Exchange digit
Description: XCHD exchanges the low-order nibble of the accumulator (bits 3-0, generally representing a hexadecimal or BCD digit), with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Example: $\quad$ R0 contains the address $20_{\mathrm{H}}$. The accumulator holds the value $3_{\mathrm{H}} \mathrm{H}\left(0011010_{\mathrm{B}}\right)$. Internal RAM location $20_{\mathrm{H}}$ holds the value $75_{\mathrm{H}}\left(01110101_{\mathrm{B}}\right)$. The instruction XCHD A, @ R0 will leave RAM location $20_{H}$ holding the value $76_{H}\left(01110110_{B}\right)$ and $35_{H}$ $\left(00110101_{\mathrm{B}}\right)$ in the accumulator.
Operation: XCHD $(\mathrm{A} 3-0) \leftrightarrows((\mathrm{Ri}) 3-0)$

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## XRL <dest-byte>, <src-byte>

Function: Logical Exclusive OR for byte variables
Description: XRL performs the bitwise logical Exclusive OR operation between the indicated variables, storing the results in the destination. No flags are affected.
The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be accumulator or immediate data.

## Note:

When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the accumulator holds $0 \mathrm{C}_{3} \mathrm{H}\left(11000011_{\mathrm{B}}\right)$ and register 0 holds $0 \mathrm{AA}_{\mathrm{H}}$ (10101010B) then the instruction

XRL A,R0
will leave the accumulator holding the value $69_{\mathrm{H}}\left(01101001_{\mathrm{B}}\right)$.
When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the accumulator at run-time. The instruction

XRL P1,\#00110001B
will complement bits 5,4 , and 0 of output port 1 .
XRL A,Rn
Operation: XRL2
$(A) \leftarrow(A) \forall(R n)$

Encoding:
Bytes: 1
Cycles: 1

XRL A,direct
Operation: XRL

$$
(A) \leftarrow(A) \forall(\text { direct })
$$

Encoding:

| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
Bytes: 2
Cycles: 1

## XRL A, @ Ri

Operation: XRL $(A) \leftarrow(A) \forall((R i))$

Encoding: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bytes: 1
Cycles: 1

## XRL A, \#data

Operation: XRL $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall \#$ data

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Bytes: 2
Cycles: 1
XRL direct,A
Operation: XRL
(direct) $\leftarrow($ direct $) \forall(A)$
Encoding:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

direct address
Bytes:
2
Cycles:
1

XRL direct, \#data
Operation: XRL
(direct) $\leftarrow$ (direct) $\forall$ \#data

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Bytes: 3
Cycles: 2

## Instruction Set Summary

| Mnemonic | Description | Byte | Cycle |
| :--- | :--- | :--- | :--- |

## Arithmetic Operations

| ADD | A,Rn | Add register to accumulator | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| ADD | A,direct | Add direct byte to accumulator | 2 | 1 |
| ADD | A, @Ri | Add indirect RAM to accumulator | 1 | 1 |
| ADD | A,\#data | Add immediate data to accumulator | 2 | 1 |
| ADDC | A,Rn | Add register to accumulator with carry flag | 1 | 1 |
| ADDC | A,direct | Add direct byte to A with carry flag | 2 | 1 |
| ADDC | A, @Ri | Add indirect RAM to A with carry flag | 1 | 1 |
| ADDC | A, \#data | Add immediate data to A with carry flag | 2 | 1 |
| SUBB | A,Rn | Subtract register from A with borrow | 1 | 1 |
| SUBB | A,direct | Subtract direct byte from A with borrow | 2 | 1 |
| SUBB | A,@Ri | Subtract indirect RAM from A with borrow | 1 | 1 |
| SUBB | A,\#data | Subtract immediate data from A with borrow | 2 | 1 |
| INC | A | Increment accumulator | 1 | 1 |
| INC | Rn | Increment register | 1 | 1 |
| INC | direct | Increment direct byte | 2 | 1 |
| INC | @Ri | Increment indirect RAM | 1 | 1 |
| DEC | A | Decrement accumulator | 1 | 1 |
| DEC | Rn | Decrement register | 1 | 1 |
| DEC | direct | Decrement direct byte | 2 | 1 |
| DEC | @Ri | Decrement indirect RAM | 1 | 1 |
| INC | DPTR | Increment data pointer | 1 | 2 |
| MUL | AB | Multiply A and B | 1 | 4 |
| DIV | AB | Divide A by B | 1 | 4 |
| DA | A | Decimal adjust accumulator | 1 |  |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Byte | Cycle |
| :--- | :--- | :--- | :--- |

## Logic Operations

| ANL | A,Rn | AND register to accumulator | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| ANL | A,direct | AND direct byte to accumulator | 2 | 1 |
| ANL | A,@Ri | AND indirect RAM to accumulator | 1 | 1 |
| ANL | A,\#data | AND immediate data to accumulator | 2 | 1 |
| ANL | direct,A | AND accumulator to direct byte | 2 | 1 |
| ANL | direct,\#data | AND immediate data to direct byte | 3 | 2 |
| ORL | A,Rn | OR register to accumulator | 1 | 1 |
| ORL | A,direct | OR direct byte to accumulator | 2 | 1 |
| ORL | A,@Ri | OR indirect RAM to accumulator | 1 | 1 |
| ORL | A,\#data | OR immediate data to accumulator | 2 | 1 |
| ORL | direct,A | OR accumulator to direct byte | 2 | 1 |
| ORL | direct,\#data | OR immediate data to direct byte | 3 | 2 |
| XRL | A,Rn | Exclusive OR register to accumulator | 1 | 1 |
| XRL | A direct | Exclusive OR direct byte to accumulator | 2 | 1 |
| XRL | A,@Ri | Exclusive OR indirect RAM to accumulator | 1 | 1 |
| XRL | A,\#data | Exclusive OR immediate data to accumulator | 2 | 1 |
| XRL | direct,A | Exclusive OR accumulator to direct byte | 2 | 1 |
| XRL | direct,\#data | Exclusive OR immediate data to direct byte | 3 | 2 |
| CLR | A | Clear accumulator | 1 | 1 |
| CPL | A | Complement accumulator | 1 | 1 |
| RL | A | Rotate accumulator left | 1 | 1 |
| RLC | A | Rotate accumulator left through carry | 1 | 1 |
| RR | A | Rotate accumulator right | 1 | 1 |
| RRC | A | Rotate accumulator right through carry | 1 |  |
| SWAP | A | Swap nibbles within the accumulator | 1 |  |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Byte | Cycle |
| :--- | :--- | :--- | :--- |

## Data Transfer

| MOV | A,Rn | Move register to accumulator | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| MOV | A,direct ${ }^{1)}$ | Move direct byte to accumulator | 2 | 1 |
| MOV | A,@Ri | Move indirect RAM to accumulator | 1 | 1 |
| MOV | A,\#data | Move immediate data to accumulator | 2 | 1 |
| MOV | Rn,A | Move accumulator to register | 1 | 1 |
| MOV | Rn,direct | Move direct byte to register | 2 | 2 |
| MOV | Rn,\#data | Move immediate data to register | 2 | 1 |
| MOV | direct,A | Move accumulator to direct byte | 2 | 1 |
| MOV | direct,Rn | Move register to direct byte | 2 | 2 |
| MOV | direct,direct | Move direct byte to direct byte | 3 | 2 |
| MOV | direct,@Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV | direct,\#data | Move immediate data to direct byte | 3 | 2 |
| MOV | @Ri,A | Move accumulator to indirect RAM | 1 | 1 |
| MOV | @Ri,direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV | @Ri, \#data | Move immediate data to indirect RAM | 2 | 1 |
| MOV | DPTR, \#data16 | Load data pointer with a 16-bit constant | 3 | 2 |
| MOVC | A,@A + DPTR | Move code byte relative to DPTR to accumulator | 1 | 2 |
| MOVC | A,@A + PC | Move code byte relative to PC to accumulator | 1 | 2 |
| MOVX | A,@Ri | Move external RAM (8-bit addr.) to A | 1 | 2 |
| MOVX | A,@DPTR | Move external RAM (16-bit addr.) to A | 1 | 2 |
| MOVX | @Ri,A | Move A to external RAM (8-bit addr.) | 1 | 2 |
| MOVX | @DPTR,A | Move A to external RAM (16-bit addr.) | 1 | 2 |
| PUSH | direct | Push direct byte onto stack | 2 | 2 |
| POP | direct | Pop direct byte from stack | 2 | 2 |
| XCH | A,Rn | Exchange register with accumulator | 1 | 1 |
| XCH | A,direct | Exchange direct byte with accumulator | 1 |  |
| XCH | A,@Ri | Exchange indirect RAM with accumulator | 1 |  |
| XCHD | A,@Ri | Exchange low-order nibble indir. RAM with A | 1 |  |
|  |  |  | 2 | 1 |

[^2]Instruction Set Summary (cont'd)

| Mnemonic | Description | Byte | Cycle |
| :--- | :--- | :--- | :--- |

Boolean Variable Manipulation

| CLR | C | Clear carry flag | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| CLR | bit | Clear direct bit | 2 | 1 |
| SETB | C | Set carry flag | 1 | 1 |
| SETB | bit | Set direct bit | 2 | 1 |
| CPL | C | Complement carry flag | 1 | 1 |
| CPL | bit | Complement direct bit | 2 | 1 |
| ANL | C,bit | AND direct bit to carry flag | 2 | 2 |
| ANL | C,/bit | AND complement of direct bit to carry | 2 | 2 |
| ORL | C,bit | OR direct bit to carry flag | 2 | 2 |
| ORL | C,/bit | OR complement of direct bit to carry | 2 | 2 |
| MOV | C,bit | Move direct bit to carry flag | 2 | 1 |
| MOV | bit,C | Move carry flag to direct bit | 2 | 2 |

## Program and Machine Control

| ACALL addr11 | Absolute subroutine call | 2 | 2 |
| :--- | :--- | :--- | :--- |
| LCALL addr16 | Long subroutine call | 3 | 2 |
| RET | Return from subroutine | 1 | 2 |
| RETI | Return from interrupt | 1 | 2 |
| AJMP $\quad$ addr11 | Absolute jump | 2 | 2 |
| LJMP $\quad$ addr16 | Long iump | 3 | 2 |
| SJMP $\quad$ rel | Short jump (relative addr. $)$ | 2 | 2 |
| JMP $\quad$ @A + DPTR | Jump indirect relative to the DPTR | 1 | 2 |
| JZ $\quad$ rel | Jump if accumulator is zero | 2 | 2 |
| JNZ $\quad$ rel | Jump if accumulator is not zero | 2 | 2 |
| JC $\quad$ rel | Jump if carry flag is set | 2 | 2 |
| JNC | rel | Jump if carry flag is not set | 2 |
| JB $\quad$ bit,rel | Jump if direct bit is set | 2 |  |
| JNB | bit,rel | Jump if direct bit is not set | 3 |
| JBC | bit,rel | Jump if direct bit is set and clear bit | 2 |
| CJNE | A,direct,rel | Compare direct byte to A and jump if not equal | 3 |

Instruction Set Summary (cont'd)

| Mnemonic | Description | Byte | Cycle |
| :--- | :--- | :--- | :--- |

Program and Machine Control (cont'd)

| CJNE | A,\#data,rel | Compare immediate to A and jump if not equal | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- |
| CJNE | Rn,\#data rel | Compare immed. to reg. and jump if not equal | 3 | 2 |
| CJNE | @Ri,\#data,rel | Compare immed. to ind. and jump if not equal | 3 | 2 |
| DJNZ | Rn,rel | Decrement register and jump if not zero | 2 | 2 |
| DJNZ | direct,rel | Decrement direct byte and jump if not zero | 3 | 2 |
| NOP | No operation | 1 | 1 |  |

## 10

## Application Examples

### 10.1 Application Examples for the Compare Functions

### 10.1.1 Generation of Two Different PWM Signals with "Additive Compare" using the "CCx Registers"

The following example gives an idea of how to use compare mode 1 and compare interrupts for an "additive pulse width modulation".
Assume that an application requires two PWM signals at two port pins providing different switching frequencies, e.g. a switching frequency of 2 kHz at port 1.1 (further on called PWM channel 1) and 5 kHz at port 1.2 (further on called PWM channel 2).
In this case compare mode 0 cannot be used since it uses the timer overflow signal to switch all compare outputs to low level and thereby provides the same switching frequency. In our case, however, the period of each PWM signal is different, being 0.5 ms for signal 1 (^ 500 timer 2 counts at $f_{\text {osc }}=12 \mathrm{MHz}$ ) and 0.2 ms for signal 2 ( $\wedge 200$ counts).

Thus compare mode 1 must be used, because in this mode both transitions can be preset by software.

Timer 2 may run with its full period from 0000, overflowing at a count rate of 65.535 (^ 0FFFF ${ }_{H}$ ). External interrupts INT4 and INT5 are enabled as compare interrupts and the compare registers CC1 and CC2 are initialized to $50 \%$ duty cycle thus containing a value of 250 and 100, respectively. The contents of the port latches must be preprogrammed to a complementary level which will appear after the corresponding compare event.
Now timer 2 is started. The first compare interrupt occurs after 100 timer increments caused by the contents of register CC2.

Figure 10-1 illustrates the task schedule of the program. Every compare event causes an interrupt request, which is served after a certain response time (depending on the current task being in progress). There are a few jobs to be done, which are described in the following.
$\qquad$


Figure 10-1

## Task Schedule for "Additive Compare" Program

The interrupt routine has to calculate the next compare value for the current channel (e.g. CC2):
$\mathrm{T}_{\text {CCnext }}=\mathrm{T}_{\text {CCact }}+\left(\mathrm{T}_{\text {CCtot }}-\mathrm{T}_{\text {CCduty }}\right)$
where $\mathrm{T}_{\text {CCnext }}$ is the next compare value in CC2
$\mathrm{T}_{\text {CCtot }}$ is the (constant) total number of counts for one PWM cycle ( = 200 for PWM channel 2)
$\mathrm{T}_{\text {CCact }}$ is the actual compare register contents which just caused the interrupt
$\mathrm{T}_{\text {Ccauty }}$ is the (variable) count determining the duty cycle of the PWM signal.

The interrupt routine may be left when

- $\mathrm{T}_{\text {CCnext }}$ is loaded to register CC2
- the port latch is complemented and prepared for the next transition and
- a user-defined flag is set to mark that this PWM cycle is now completed.

The same calculation must be performed when register CC1 has had its match and has caused an interrupt for PWM channel 1. But this is done independently from channel 2 since both channels have their own interrupt request flags.
When either of the two count values of $\mathrm{T}_{\text {CCnext }}$ has been reached by timer 2 (in our example, channel 1 is first) then the corresponding interrupt routine polls the user flag and is informed that a new PWM cycle is to be generated. It therefore calculates the next compare value to:
$T_{\text {CCnext }}=T_{\text {CCact }}+T_{\text {CCduty }}$
where $\mathrm{T}_{\text {ccduty }}$ may be a new value for the duty cycle calculated in another task of the program.

### 10.1.2 Sine-Wave Generation with a CMx Registers/Compare Timer Configuration

The following example of a PWM generation demonstrates the use of some important features of the SAB 80C517's CCU:

- flexibly programmable compare timer with 16 -bit reload and 8 selectable input clocks ( $f_{\text {osc }} / 2$ to $f_{\text {osd }} / 256$ )
- "TOC-loading" mechanism to reduce interrupt load of the CPU

The above features allow:

- PWM generation for digital-to-analog conversion with extremely low external hardware costs (simple passive RC filter or any other integrating device)
- output frequencies from less than 1 Hz (16-bit reload, timer input clock of $f_{\text {osc }} / 256$ ) to 3 MHz (2-bit reload, timer input clock of $f_{\text {osc }} / 2$ )

The following paragraphs do not contain a basic description of PWM generation with microcontrollers but rather should give an idea of how to use the CCU of the SAB 80C517 in this kind of applications. Please refer to other literature for a general description of the pulse width modulation.

The example in the following uses typical parameters: a PWM frequency above the audible range ( 23.4 kHz ), with 8-bit resolution. The PWM may, for instance, be used to generate a sine-wave via a low-cost RC filter.

To simplify matters, just one PWM channel is used in this example. The SAB 80C517, however, can drive up to eight channels with the fast compare timer.

## Explanation of a Few Terms

## - Pulse width modulation

In our case the PWM is used to synthesize a sine-wave. This means that a digital output signal is periodically varied in the length of its high or low time (= duty cycle). One high and one low time together make up a sample point of the sine-wave to be synthesized. The generation of the sinewave out of the modulated digital signal is done by a low-pass filter.

## - PWM frequency

In this example the switching frequency of the PWM signal is fixed. The frequency is determined by the reload value ( $\rightarrow$ resolution) and the input clock of the timer.

## - 8-bit resolution

This means that only eight bits of the 16-bit wide timer and compare circuitry are used to generate the PWM signal ( $\rightarrow$ faster PWM frequency). Thus the duty cycle of the signal is programmable in 256 steps. Each step represents a quantum of one machine state or 166.6 ns at $f_{\text {osc }}=12 \mathrm{MHz}$ ( $256 \times 166.6 \mathrm{~ns}=42.649 \mu \mathrm{~s} ; 1 / 42.649 \mu \mathrm{~s}=23.4 \mathrm{kHz}$ )

## Configuration of the CCU

To generate a sine-wave, the duty cycle of a PWM signal must be varied periodically, as mentioned above. One PWM period (or one sample point) is represented by a full compare timer period. The high-to-low transition of the PWM signal takes place upon every compare timer overflow, the low-to-high transition is programmable and takes place when the timer count matches the contents of the compare register ( $\rightarrow$ compare mode 0 ). In the worst case (maximum sine-wave frequency), the contents of the compare register must be reloaded in every compare timer period.

## - Compare timer setup

## Input clock

The input clock is set to $f_{\text {osc }} / 2$. This can be done in special function register CTCON. In this case the timer is incremented every machine cycle ( 166.6 ns at 12 MHz ).

## Reload

The reload register CTREL ${ }_{H}$ (high byte) is set to $0 \mathrm{FF}_{\mathrm{H}}$, CTRELL (low byte) must contain $00_{\mathrm{H}}$. Thus the timer counts from $0 \mathrm{FFO} 0_{\mathrm{H}}$ to $0 \mathrm{FFFF}_{\mathrm{H}}(=8$-bit reload $\rightarrow 256$ steps).


Figure 10-2
PWM Generation for Sine-Wave Synthesis

## - Compare Setup

Compare mode
Compare register CM0 (consisting of CMH0 and CMLO) is used in compare mode 0 . This means bit CMSEL. 0 must be set (in register CMSEL) to assign CMO to the compare timer and switch on compare mode 0.

## Enable port output

The compare is enabled with SFR bit CMEN. 0 in register CMEN. The corresponding compare output pin is port 4.0.

## - Interrupts

Since the compare value may be varied in every compare timer period, it is most effective to use the compare timer overflow interrupt for reloading the compare register CMO with a new value.

## Enable Interrupt

The compare timer overflow interrupt is enabled by SFR bit ECT in register IEN2. The general enable flag EAL in register IENO must be set, too.

## The Program

Variation of the duty cycle of the PWM signal is done by a variation of the contents of the compare register CM0. CM0 is loaded with new compare values in an (high prioritized) interrupt routine. This makes the loading independent from other tasks running on the CPU.
The new compare values are loaded by a cyclic look-up table routine. The table is located in the ROM and contains the compare values for every sample point. (In our case the sine-wave is synthesized by six sample points.)

The program flow is best described by a program flow chart (see figure 10-3). The following paragraphs give some additional details.

## - Main Program

CCU and interrupt initialization is done according to the previous description of the CCU configuration.

There is no other task in this application to be done in the main program. The controller is free for any other job (e.g. I/O, control algorithms, adapting the sine wave table, etc.).

## - Interrupt Service Routine

The interrupt program contains the table look-up routine only. This routine is illustrated in figure 10-3 and performs the following two little jobs:

- managing the table pointer
- loading the CMO-register.


Figure 10-3
Program Flow Charts

The interrupt routine takes full advantage of the TOC loading.
The interrupt routine is always vectored to some time after a compare timer overflow. This means that the new compare value is moved to CM0 at an undefined moment in the current timer period. The moment depends on the interrupt response time (uncertainty of 3 to 9 machine cycles) and on the length of the interrupt routine itself (perhaps there are more channels to serve), etc. Without any further provisions (like the TOC loading) there would be no chance for loading an early compare value (e.g. $\mathrm{CMO}=0000_{\mathrm{H}}$ ) because the timer would have passed these early counts before the loading was completed.

The TOC loading now solves the above problem. The interrupt service routine is always "thinking" one cycle in advance. It actually loads the compare value (or sample point) for the next timer period. Thus, the CPU has one full timer period to serve all compares.
The compare value loaded to the CMO register by the interrupt routine will be immediately transferred to the actual compare latch at the next compare timer overflow. This overflow then again requests a new interrupt service routine.

## Conclusion

This application example is meant to show that the CCU of the SAB 80 C 517 is able to generate very fast PWM signals with low CPU effort.
Small single-chip systems which have to manage PWM periods below 50 microseconds require a very efficient on-chip timer hardware to leave enough CPU time to perform other control tasks in real time.

The SAB 80C517 takes advantage of the fast compare timer and the TOC loading mechanism to meet the above requirements.

### 10.2 Using an SAB 80C537 with External Program Memory and Additional External Data Memory

Figure $10-4$ shows an example of how to connect an external program and data memory to the SAB 80C517/80C537. For the program memory a standard EPROM 2764A is used. An 8-Kbyte static RAM 5565 serves as external data memory. The 74HCT573 works as address latch. The address space ranges from 0 to $1 \mathrm{FFF}_{\mathrm{H}}$ (8 Kbyte). Pin EA is tied low, so all program memory accesses are done from external memory. Port 0 is the multiplexed address/data bus, while port 2 always emits the high order byte of the address. Therefore, in this configuration port 0 and port 2 must not be used as general-purpose I/O ports.


Figure 10-4
Connecting the SAB 80 C 517 with External Program and Data Memory

## SIEMENS

High-Performance
SAB 80C517/80C537 8-Bit CMOS Single-Chip Microcontroller

## Advanced Information

SAB 80C517
SAB 80C537

Microcontroller with factory mask-programmable ROM Microcontroller for external ROM

- Versions for 12 MHz and 16 MHz operating frequency
- $8 \mathrm{~K} \times 8$ ROM (SAB 80C517 only)
- $256 \times 8$ on-chip RAM
- Superset of SAB 80C51 architecture: $1 \mu \mathrm{~s}$ instruction cycle time at 12 MHz
750 ns instruction cycle time at 16 MHz
256 directly addressable bits
Boolean processor
64 Kbyte external data and program memory addressing
- Four 16-bit timer/counters
- Powerful 16-bit compare/capture unit (CCU) with up to 21 high-speed or PWM output channels and 5 capture inputs
- Versatile "fail-safe" provisions
- Fast 32-bit division, 16-bit 2 multiplication, 32-bit normalize and shift by peripheral MUL/DIV unit (MDU)
- Eight data pointers for external memory addressing
- Fourteen interrupt vectors, four priority levels selectable
- 8-bit A/D converter with 12 multiplexed inputs and programmable ref. voltages
- Two full duplex serial interfaces
- Fully upward compatible with SAB 80C515
- Extended power saving modes
- Nine ports: 56 I/O lines, 12 input lines
- Two temperature ranges available: 0 to $70^{\circ} \mathrm{C}$ -40 to $85^{\circ} \mathrm{C}$
- Plastic packages: P-LCC-84, P-MQFP-100-2


The SAB 80C517/80C537 is a high-end member of the Siemens SAB 8051 family of microcontrollers. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C515 features and operating characteristics the SAB 80C517 is expanded in its arithmetic capabilities, "fail-safe" characteristics, analog signal processing and timer capabilities. The SAB 80C537 is identical with the SAB 80C517 except that it lacks the on-chip program memory. The SAB 80C517/SAB 80 C 537 is supplied in a 84 pin plastic leaded chip carrier package (P-LCC-84) and in a 100-pin plastic quad metric flat package (P-MQFP-100-2).

## Ordering Information

| Type | Ordering Code | Package | Description 8-bit CMOS Microcontroller |
| :---: | :---: | :---: | :---: |
| SAB 80C517-N | Q67120-C397 | P-LCC-84 | with factory mask-programmable ROM, 12 MHz |
| SAB 80C517-M | TBD | P-MQFP-100-2 |  |
| SAB 80C537-N | Q67120-C452 | P-LCC-84 | for external memory, 12 MHz |
| SAB 80C537-M | TBD | P-MQFP-100-2 |  |
| SAB 80C517-N-T40/85 | Q67120-C483 | P-LCC-84 | with factory mask-programmable ROM, 12 MHz , ext. temperature -40 to $85^{\circ} \mathrm{C}$ |
| SAB 80C517-M-T40/85 | TBD | P-MQFP-100-2 |  |
| SAB 80C537-N-T40/85 | Q67120-C484 | P-LCC-84 | for external ROM, 12 MHz , ext. temperature -40 to $85^{\circ} \mathrm{C}$ |
| SAB 80C537-M-T40/85 | TBD | P-MQFP-100-2 |  |
| SAB 80C517-N16 | Q67120-C723 | P-LCC-84 | with mask-programmable ROM, 16 MHz ext. temperature -40 to $110^{\circ} \mathrm{C}$ |
| SAB 80C517-M16 | TBD | P-MQFP-100-2 |  |
| SAB 80C537-N16 | Q67120-C722 | P-LCC-84 | for external memory, 16 MHz |
| SAB 80C537-M16 | TBD | P-MQFP-100-2 |  |
| SAB 80C517-N16-T40/85 | Q67120-C724 | P-LCC-84 | with mask-programmable ROM, 16 MHz ext. temperature -40 to $85^{\circ} \mathrm{C}$ |
| SAB 80C517-16-N-T40/85 | Q67120-C725 | P-LCC-84 | with factory mask-programmable ROM, 12 MHz |



## Logic Symbol

$\qquad$


## Pin Configuration

[^3]

## Pin Configuration

(P-MQFP-100-2)

Pin Definitions and Functions

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| P4.0-P4.7 | 1-3, 5-9 | $\begin{aligned} & 64-66 \\ & 68-72 \end{aligned}$ | I/O | Port 4 <br> is a bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current ( $I_{\mathrm{IL}}$, in the DC characteristics) because of the internal pull-up resistors. <br> This port also serves alternate compare functions. The secondary functions are assigned to the pins of port 4 as follows: <br> - CM0 (P4.0): Compare Channel 0 <br> - CM1 (P4.1): Compare Channel 1 <br> - CM2 (P4.2): Compare Channel 2 <br> - CM3 (P4.3): Compare Channel 3 <br> - CM4 (P4.4): Compare Channel 4 <br> - CM5 (P4.5): Compare Channel 5 <br> - CM6 (P4.6): Compare Channel 6 <br> - CM7 (P4.7): Compare Channel 7 |
| PE/SWD | 4 | 67 | I | Power saving modes enable/ Start Watchdog Timer <br> A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on default. <br> Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer immediately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor. |

[^4]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O *) | Function |
| :--- | :--- | :--- | :--- | :--- |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| RESET | 10 | 73 | I | RESET <br> A low level on this pin for the duration of <br> one machine cycle while the oscillator is <br> running resets the SAB 80C517. A small <br> internal pull-up resistor permits <br> power-on reset using only a capacitor <br> connected to $V_{\text {Ss }}$ |
| $V_{\text {AREF }}$ | 11 | 78 |  | Reference voltage for the A/D con- <br> verter. |
| $V_{\text {AGND }}$ | 12 | 79 | Reference ground for the A/D <br> converter. |  |
| P7.7-P7.0 | $13-20$ | $80-87$ | Port 7 <br> is an 8-bit unidirectional input port. Port <br> pins can be used for digital input, if <br> voltage levels meet the specified input <br> high/low voltages, and for the lower <br> 8-bit of the multiplexed analog inputs of <br> the A/D converter, simultaneously. |  |

[^5]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| P3.0-P3.7 | 21-28 | 90-97 | I/O | Port 3 <br> is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ( $I_{\mathrm{IL}}$, in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. <br> The secondary functions are assigned to the pins of port 3 , as follows: <br> - R $\times$ D0 (P3.0): receiver data input (asynchronous) or data input/output (synchronous) of serial interface <br> - T × D0 (P3.1): transmitter data output (asynchronous) or clock output (synchronous) of serial interface 0 <br> - $\mathbb{N T O}$ (P3.2): interrupt 0 input/timer 0 gate control <br> - $\mathbb{N T 1}$ (P3.3): interrupt 1 input/timer 1 gate control <br> - T0 (P3.4): counter 0 input <br> - T1 (P3.5): counter 1 input <br> - WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory <br> - $\overline{\mathrm{RD}}$ (P3.7): the read control signal enables the external data memory to port 0 |

[^6]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O* | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| P1.7-P1.0 | 29-36 | $\begin{aligned} & 98-100, \\ & 1,6-9 \end{aligned}$ | I/O | Port 1 <br> is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current ( $I_{\text {IL }}$, in the DC characteristics) because of the internal pull-up resistors. It is used for the low order address byte during program verifi-cation. It also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch must be programmed to a one (1) for that function to operate (except when used for the compare functions). <br> The secondary functions are assigned to the port 1 pins as follows: <br> - INT3/CC0 (P1.0): interrupt 3 input/ compare 0 output / capture 0 input <br> - INT4/CC1 (P1.1): interrupt 4 input / compare 1 output /capture 1 input <br> - INT5/CC2 (P1.2): interrupt 5 input / compare 2 output /capture 2 input <br> - INT6/CC3 (P1.3): interrupt 6 input / compare 3 output /capture 3 input <br> - $\mathbb{N T T 2}$ /CC4 (P1.4): interrupt 2 input / compare 4 output /capture 4 input <br> - T2EX (P1.5): timer 2 external reload trigger input <br> - CLKOUT (P1.6): system clock output <br> - T2 (P1.7): counter 2 input |

[^7]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| XTAL2 | 39 | 12 | - | XTAL2 <br> Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL1 | 40 | 13 | - | XTAL1 <br> Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is devided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed. |
| P2.0-P2.7 | 41-48 | 14-21 | I/O | Port 2 <br> is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as in-puts. As inputs, port 2 pins being externally pulled low will source current ( $I_{\text {IL }}$, in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the highorder address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1 s . During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register. |

[^8]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| PSEN | 49 | 22 | 0 | The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal pro-gram execution. |
| ALE | 50 | 23 | 0 | The Address Latch Enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access |
| $\overline{E A}$ | 51 | 24 | 1 | External Access Enable <br> When held at high level, instructions are fetched from the internal ROM when the PC is less than 8192. When held at low level, the SAB 80C517 fetches all instructions from external program memory. For the SAB 80C537 this pin must be tied low |
| P0.0-P0.7 | 52-59 | $\begin{aligned} & 26-27, \\ & 30-35 \end{aligned}$ | I/O | Port 0 <br> is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1 s written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1 s . Port 0 also outputs the code bytes during program verification in the SAB 83C517. External pull-up resistors are required during program verification. |

[^9]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| P5.7-P5.0 | 61-68 | 37-44 | I/O | Port 5 <br> is a bidirectional I/O port with internal pull-up resistors. Port 5 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ( $I_{\mathrm{IL}}$, in the DC characteristics) because of the internal pull-up resistors. This port also serves the alternate function "Concurrent Compare". The secondary functions are assigned to the port 5 pins as follows: <br> - CCM0 (P5.0): concurrent compare 0 <br> - CCM1 (P5.1): concurrent compare 1 <br> - CCM2 (P5.2): concurrent compare 2 <br> - CCM3 (P5.3): concurrent compare 3 <br> - CCM4(P5.4): concurrent compare 4 <br> - CCM5 (P5.5): concurrent compare 5 <br> - CCM6 (P5.6): concurrent compare 6 <br> - CCM7(P5.7): concurrent compare 7 |
| OWE | 69 | 45 | I | Oscillator Watchdog Enable <br> A high level on this pin enables the oscillator watchdog. When left unconnected this pin is pulled high by a weak internal pull-up resistor. When held at low level the oscillator watchdog function is off. |

[^10]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| P6.0-P6.7 | 70-77 | $\begin{aligned} & 46-50 \\ & 54-56 \end{aligned}$ | I/O | Port 6 <br> is a bidirectional I/O port with internal pull-up resistors. Port 6 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 6 pins being externally pulled low will source current ( $I_{\mathrm{IL}}$, in the DC characteristics) because of the internal pull-up resistors. Port 6 also contains the external A/D converter control pin and the transmit and receive pins for serial channel 1. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. <br> The secondary functions are assigned to the pins of port 6, as follows: <br> - ADST (P6.0): external A/D converter start pin <br> - R×D1 (P6.1): receiver data input of serial interface 1 <br> - T $\times$ D1 (P6.2): transmitter data output of serial interface 1 |
| P8.0-P8.3 | 78-81 | 57-60 | I | Port 8 <br> is a 4-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the higher 4-bit of the multiplexed analog inputs of the A/D converter, simultaneously |

[^11]Pin Definitions and Functions (cont'd)

| Symbol | Pin Number |  | I/O*) | Function |
| :--- | :--- | :--- | :--- | :--- |
|  | P-LCC-84 | P-MQFP-100-2 |  |  |
| RO | 82 | 61 | O | Reset Output <br> This pin outputs the internally <br> synchronized reset request signal. This <br> signal may be generated by an external <br> hardware reset, a watchdog timer reset <br> or an oscillator watch-dog reset. The <br> reset output is active low. |
| $V_{\text {SS }}$ | $37,60,83$ | 10,62 | - | Circuit ground potential |
| $V_{\text {CC }}$ | 38,84 | 11,63 | - | Supply Terminal for all operating <br> modes |
| N.C. | - | $2-5,25$, <br> $28-29$, <br> 36, <br> $51-53$, <br> $74-77 ;$ <br> $88-89$ | - | Not connected |
|  |  |  |  |  |

[^12]

Figure 1

## Block Diagram

## Functional Description

The SAB 80 C 517 is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being a significantly enhanced SAB 80C515. The SAB 80C517 is therefore 100 \% compatible with code written for the SAB 80C515.

## CPU

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C517 is optimized for control applications. With a 12 MHz crystal, $58 \%$ of the instructions execute in $1 \mu \mathrm{~s}$.
Being designed to close the performance gap to the 16 -bit microcontroller world, the SAB 80C517's CPU is supported by a powerful 32-/16-bit arithmetic unit and a more flexible addressing of external memory by eight 16-bit datapointers.

## Memory Organisation

According to the SAB 8051 architecture, the SAB 80 C 517 has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.


Figure 2

## Memory Mapping

## Program Memory

The SAB 80C517 has 8 KByte of on-chip ROM, while the SAB 80C537 has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin EA controls whether program fetches below address $2000_{\mathrm{H}}$ are done from internal or external memory.

## Data Memory

The data memory space consists of an internal and an external memory space.

## External Data Memory

Up to 64 KByte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions utilizing registers R0 and R1 can be used. A 16-bit external memory addressing is supported by eight 16-bit datapointers.

## Multiple Datapointers

As a functional enhancement to standard 8051 controllers, the SAB 80C517 contains eight 16 -bit datapointers. The instruction set uses just one of these datapointers at a time. The selection of the actual datapointers is done in special function register DPSEL (data pointer select, addr. $92_{\mathrm{H}}$ ). Figure 3 illustrates the addressing mechanism.

## Internal Data Memory

The internal data memory is divided into three physically distinct blocks:

- the lower 128 bytes of RAM including four banks of eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.

A mapping of the internal data memory is also shown in figure 2. The overlapping address spaces are accessed by different addressing modes. The stack can be located anywhere in the internal data memory.


Figure 3

## Addressing of External Data Memory

## Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 81 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. The special function registers are listed in table 1. In this table they are organized in groups which refer to the functional blocks of the SAB 80C517. Block names and symbols are listed in alphabetical order.

Table 1
Special Function Register

| Address | Register | Name | Register | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| CPU | ACC <br> B <br> DPH <br> DPL <br> DPSEL <br> PSW <br> SP | Accumulator <br> B-Register <br> Data Pointer, High Byte <br> Data Pointer, Low Byte <br> Data Pointer Select Register <br> Program Status Word Register <br> Stack Pointer | $\begin{aligned} & \mathbf{0 E O}_{\mathbf{H}}{ }^{1)} \\ & \mathbf{0 F O}_{\mathbf{H}}{ }^{1)} \\ & 83_{\mathrm{H}} \\ & 82_{\mathrm{H}} \\ & 92_{H} \\ & \mathbf{0 D O}_{\mathbf{H}}{ }^{1)} \\ & 81_{\mathrm{H}} \end{aligned}$ |  |
| A/DConverter | ADCONO <br> ADCON1 <br> ADDAT <br> DAPR | A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register D/AConverter Program Register | $\begin{aligned} & \text { OD8 }_{H}{ }^{1)} \\ & 0 D C_{H} \\ & 0 D 9_{H} \\ & 0 D A_{H} \end{aligned}$ | $\begin{aligned} & \mathbf{0 0} \mathbf{H}_{\mathrm{H}} \\ & \mathrm{XXXX} .0000_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \end{aligned}$ |
| Interrupt System | IENO CTCON 2) IEN1 IEN2 IP0 IP1 IRCON TCON ${ }^{2)}$ T2CON ${ }^{2)}$ | Interrupt Enable Register 0 Com. Timer Control Register Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register |  | $0^{00}$ 0XXX. $0000_{\mathrm{B}}$ $0^{0} \mathrm{H}$ XXXX. $00 \mathrm{XO}_{\mathrm{B}}{ }^{3)}$ $0^{00}$ XX00 0000 ${ }_{B}$ $0^{0} \mathrm{H}$ $00_{\mathrm{H}}$ $0^{0} \mathrm{H}$ |

[^13]
## Table 1

Special Function Register (cont'd)

| Address | Register | Name | Register | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| MUL/DIV Unit | ARCON <br> MD0 <br> MD1 <br> MD2 <br> MD3 <br> MD4 <br> MD5 | Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division Register 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5 | $\begin{aligned} & 0 E F_{H} \\ & 0 E 9_{H} \\ & 0 E A_{H} \\ & 0 E B_{H} \\ & 0 E C_{H} \\ & 0 E D_{H} \\ & 0 E E_{H} \end{aligned}$ | $\begin{aligned} & 0 X X X \cdot X X X X_{B}{ }^{3)} \\ & X X_{H^{3}} \\ & X X_{H^{3}} \\ & X X_{H^{3)}} \\ & X X_{H^{3)}} \\ & X X_{H^{3)}} \\ & X X_{H^{3)}} \end{aligned}$ |

[^14]Table 1
Special Function Register (cont'd)

| Address | Register | Name | Register | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| Compare/ CaptureUnit (CCU) | CCEN | Comp./Capture Enable Reg. | $\mathrm{OC1}_{\mathrm{H}}$ | $00_{H}$ |
|  | CC4EN | Comp./Capture Enable 4 Reg. | ${ }^{0} \mathrm{C} 9_{\mathrm{H}}$ | $\mathrm{X} 000.0000{ }_{\mathrm{B}}{ }^{3)}$ |
|  | CCH 1 | Comp./Capture Reg. 1, High Byte | ${ }^{0} \mathrm{C} 3_{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CCH 2 | Comp./Capture Reg. 2, High Byte | ${ }^{0} \mathrm{C} 5{ }_{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CCH3 | Comp./Capture Reg. 3, High Byte | ${ }^{0 C 7}{ }^{\text {H }}$ | ${ }^{00} \mathrm{H}$ |
|  | CCH 4 | Comp./Capture Reg. 4, High Byte | ${ }^{0} \mathrm{CF}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CCL1 | Comp./Capture Reg. 1, Low Byte | $\mathrm{OC2}^{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CCL2 | Comp./Capture Reg. 2, Low Byte | $\mathrm{OC}^{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CCL3 | Comp./Capture Reg. 3, Low Byte | ${ }^{0} \mathrm{Cb}_{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CCL4 | Comp./Capture Reg. 4, Low Byte | ${ }^{0} \mathrm{CE}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CMEN | Compare Enable Register | $\mathrm{OF6}_{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CMH0 | Compare Register 0, High Byte | $\mathrm{OD3}_{\mathrm{H}}$ | $00_{\mathrm{H}}$ |
|  | CMH1 | Compare Register 1, High Byte | $0^{0 D 5}{ }^{\text {H }}$ | $0^{00} \mathrm{H}$ |
|  | CMH2 | Compare Register 2, High Byte | $0^{0 D 7}{ }_{\text {H }}$ | ${ }^{00} \mathrm{H}$ |
|  | CMH3 | Compare Register 3, High Byte | $0^{0 E 3}{ }_{H}$ | $0^{00} \mathrm{H}$ |
|  | CMH4 | Compare Register 4, High Byte | ${ }^{0 E 5} 5_{H}$ | $00_{\mathrm{H}}$ |
|  | CMH5 | Compare Register 5, High Byte | $0^{0 E 7}{ }_{H}$ | $0^{00} \mathrm{H}$ |
|  | CMH6 | Compare Register 6, High Byte | $\mathrm{OF3}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CMH7 | Compare Register 7, High Byte | $\mathrm{OF5}_{\mathrm{H}}$ | $00^{\mathrm{H}}$ |
|  | CMLO | Compare Register 0, Low Byte | $0{ }^{0} 2^{H}$ | $0^{00} \mathrm{H}$ |
|  | CML1 | Compare Register 1, Low Byte | 0D4 ${ }_{\text {H }}$ | $0^{00} \mathrm{H}$ |
|  | CML2 | Compare Register 2, Low Byte | 0D6 ${ }_{\text {H }}$ | $0^{00} \mathrm{H}$ |
|  | CML3 | Compare Register 3, Low Byte | $0 \mathrm{E} 2_{\mathrm{H}}$ | $00^{\mathrm{H}}$ |
|  | CML4 | Compare Register 4, Low Byte | ${ }^{0 E} 4^{4}$ | $0^{00} \mathrm{H}$ |
|  | CML5 | Compare Register 5, Low Byte | ${ }^{0 E} 6_{H}$ |  |
|  | CML6 | Compare Register 6, Low Byte | $\mathrm{OF}^{\mathrm{O}} \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CML7 | Compare Register 7, Low Byte | $\mathrm{OF}^{\text {H }} \mathrm{H}$ | $0^{00} \mathrm{H}$ |
|  | CMSEL | Compare Input Select | ${ }^{0 F 7}{ }_{H}$ | $0^{00} \mathrm{H}$ |
|  | CRCH | Com./Rel./Capt. Reg. High Byte | ${ }^{0} \mathrm{CB}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | CRCL | Com./Rel./Capt. Reg. Low Byte | $\mathrm{OCA}_{\mathrm{H}}$ | $0^{00}$ |
|  | CTCON | Com. Timer Control Reg. | ${ }^{0 \mathrm{EE}} \mathrm{H}_{\mathrm{H}}$ | 0XXX.0000 ${ }^{3)}$ |
|  | CTRELH | Com. Timer Rel. Reg., High Byte | 0DF $_{H}$ | $0^{00} \mathrm{H}$ |
|  | CTRELL | Com. Timer Rel. Reg., Low Byte | $\mathrm{ODE}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  |  | Timer 2, High Byte | $\mathrm{OCD}_{\mathrm{H}}$ | $0^{00} \mathrm{H}$ |
|  | $\begin{aligned} & \text { TL2 } \\ & \text { T2CON } \end{aligned}$ | Timer 2, Low Byte Timer 2 Control Register | $\begin{aligned} & 0 \mathrm{OC}_{\mathrm{H}}^{1} \\ & \mathbf{O C 8}_{\mathbf{1}} \end{aligned}$ | $00_{\mathrm{H}}$ |
|  | T2CON | Timer 2 Control Register | $\mathrm{OC8}_{\mathrm{H}}{ }^{1}$ | $\mathbf{0 0}_{\mathrm{H}}$ |

[^15]Table 1
Special Function Register (cont'd)

| Address | Register | Name | Register | Contents after Reset |
| :---: | :---: | :---: | :---: | :---: |
| Ports | $\begin{aligned} & \text { P0 } \\ & \text { P1 } \\ & \text { P2 } \\ & \text { P3 } \\ & \text { P4 } \\ & \text { P5 } \\ & \text { P6 } \\ & \text { P7 } \\ & \text { P8 } \end{aligned}$ | Port 0 <br> Port 1 <br> Port 2 <br> Port 3 <br> Port 4 <br> Port 5 <br> Port 6, <br> Port 7, Analog/Digital Input <br> Port 8, Analog/Digital Input, 4-bit |  | FF <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{FF}_{\mathrm{H}}$ <br> $\mathrm{XX}_{\mathrm{H}}{ }^{3)}$ <br> $X X_{H}{ }^{3)}$ |
| Pow.Sav. Modes | PCON | Power Control Register | $87_{\mathrm{H}}$ | $00_{H}$ |
| Serial Channels | $\begin{aligned} & \text { ADCONO }{ }^{2)} \\ & \text { PCON 2) } \\ & \text { SOBUF } \\ & \text { SOCON } \\ & \text { SORELL 4) } \\ & \\ & \text { SORELH 4) } \\ & \text { S1BUF } \\ & \text { S1CON } \\ & \text { S1REL } \\ & \text { S1RELH } \end{aligned}$ | A/D Converter Control Reg. <br> Power Control Register <br> Serial Channel 0 Buffer Reg. <br> Serial Channel 0 Control Reg. <br> Serial Channel 0, Reload Reg., low byte <br> Serial Channel 0, Reload Reg., high byte <br> Serial Channel 1 Buffer Reg., <br> Serial Channel 1 Control Reg. <br> Serial Channel 1 Reload Reg., low byte <br> Serial Channel 1, Reload Reg., high byte | $\begin{aligned} & 0 \mathrm{DB}_{\mathrm{H}}{ }^{1)} \\ & 87_{\mathrm{H}} \\ & 99_{\mathrm{H}} \\ & 98_{\mathrm{H}}{ }^{1)} \\ & 0 \mathrm{AAH} \\ & \\ & 0 \mathrm{BAH} \\ & \\ & 9 \mathrm{C}_{\mathrm{H}} \\ & 9 \mathrm{~B}_{\mathrm{H}} \\ & 9 \mathrm{D}_{\mathrm{H}} \\ & 0 \mathrm{BB}_{\mathrm{H}} \end{aligned}$ |  |
| Timer 0/ Timer 1 | $\begin{aligned} & \text { TCON } \\ & \text { TH0 } \\ & \text { TH1 } \\ & \text { TL0 } \\ & \text { TL1 } \\ & \text { TMOD } \end{aligned}$ | Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register | $\begin{aligned} & \hline 88_{\mathrm{H}}{ }^{1)} \\ & 8 \mathrm{C}_{\mathrm{H}} \\ & 8 \mathrm{D}_{\mathrm{H}} \\ & 8 \mathrm{~A}_{\mathrm{H}} \\ & 8 \mathrm{~B}_{\mathrm{H}} \\ & 89_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & 00_{\mathrm{H}} \end{aligned}$ |
| Watchdog | IENO ${ }^{2)}$ <br> IEN1 ${ }^{2)}$ <br> IPO ${ }^{2)}$ <br> IP1 ${ }^{2}$ <br> WDTREL | Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg. | $\begin{aligned} & \mathbf{0 A 8}_{\mathrm{H}}{ }^{10} \\ & \text { OB8 }_{\mathrm{H}}{ }^{1)} \\ & \text { OA9 }_{\mathrm{H}} \\ & \text { OB9 }_{\mathrm{H}} \\ & \text { 86 }_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \mathbf{0 0} \mathbf{O}_{\mathrm{H}} \\ & \mathbf{0 0} \mathrm{O}_{\mathrm{H}} \\ & 00_{\mathrm{H}} \\ & \mathrm{XX} 00.0000_{\mathrm{B}}{ }^{3)} \\ & 00_{\mathrm{H}} \end{aligned}$ |

[^16]
## A/D Converter

The SAB 80C517 contains an 8-bit A/D Converter with 12 multiplexed input channels which uses the successive approximation method. It takes 7 machine cycles to sample an analog signal (during this sample time the input signal should be held constant); the total conversion time (including sample time) is 13 machine cycles ( $13 \mu \mathrm{~s}$ at 12 MHz oscillator frequency). Conversion can be programmed to be single or continuous; at the end of a conversion an interrupt can be generated.
A unique feature is the capability of internal reference voltage programming. The internal reference voltages $V_{\text {IntAREF }}$ and $V_{\text {IntAGND }}$ for the A/D converter are both programmable to one of 16 steps with respect to the external reference voltages. This feature permits a conversion with a smaller internal reference voltage range to gain a higher resolution. In addition, the internal reference voltages can easily be adapted by software to the desired analog input voltage range (see table 2).

Table 2
Adjustable Internal Reference Voltages

| Step | DAPR (.3-.0) <br> DAPR (.7-.4) | $V_{\text {IntAGND }}$ | $V_{\text {IntAREF }}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0000 | 0.0 | 5.0 |
| 1 | 0001 | 0.3125 | - |
| 2 | 0010 | 0.625 | - |
| 3 | 0011 | 0.9375 | 1.25 |
| 4 | 0100 | 1.5625 | 1.5625 |
| 5 | 0101 | 1.875 | 1.875 |
| 6 | 0110 | 2.1875 | 2.1875 |
| 7 | 0111 | 2.5 | 2.5 |
| 8 | 1000 | 2.8125 | 2.8125 |
| 9 | 1001 | 3.125 | 3.125 |
| 10 | 1010 | 3.4375 | 3.4375 |
| 11 | 1100 | 3.75 | 3.75 |
| 12 | 1101 | - | 4.0625 |
| 13 | 1110 | - | 4.375 |
| 14 | 1111 | - | 4.68754 |
| 15 |  |  |  |



Figure 4
Block Diagram A/D Converter

## Compare/Capture Unit (CCU)

The compare capture unit is a complex timer/register array for applications that require high speed I/O, pulse width modulation and more timer/counter capabilities. The CCU contains

- one 16-bit timer/counter (timer 2) with 2-bit prescaler, reload capability and a max. clock frequency of $f_{\text {Osc }} / 12$ ( 1 MHz with a 12 MHz crystal).
- one 16 -bit timer (compare timer) with 8 -bit prescaler, reload capability and a max. clock frequency of $f_{\mathrm{OSC}} / 2(6 \mathrm{MHz}$ with a 12 MHz crystal).
- thirteen 16-bit compare registers.
- five of which can be used as 16 -bit capture registers.
- up to 21 output lines controlled by the CCU.
- seven interrupts which can be generated by CCU-events.

Figure 5 shows a block diagram of the CCU. Eight compare registers (CMO to CM7) can individually be assigned to either timer 2 or the compare timer. Diagrams of the two timers are shown in figures 6 and 7. The four compare/capture registers and the compare/reload/capture register are always connected to timer 2. Dependent on the register type and the assigned timer two compare modes can be selected. Table 3 illustrates possible combinations and the corresponding output lines.

Table 3
CCU Configuration

| Assigned Timer | Compare Register | Compare Output at | Possible Modes |
| :---: | :---: | :---: | :---: |
| Timer 2 | CRCH/CRCL CC1H/CC1L CC2H/CC2L CC3H/CC3L CC4H/CC4L CC4H/CC4L CC4H/CC4L CMOH/CMOL CM7H/CM7L | P1.0/INT3/CC0 <br> P1.0/INT4/CC1 <br> P1.0/INT5/CC2 <br> P1.0/INT6/CC3 <br> P1.0/INT2/CC4 <br> P5.0/CCM0 <br> P5.7/CCM7 <br> P4.0/CM0 <br> P4.7/CM7 | Comp. mode 0, 1 + Reload <br> Comp. mode 0, 1 <br> Comp. mode 0, 1 <br> Comp. mode 0, 1 <br> Comp. mode 0, 1 <br> Comp. mode 1 <br> Comp. mode 1 <br> Comp. mode 1 <br> Comp. mode 1 |
| Compare timer | $\begin{gathered} \text { CMOH/CMOL } \\ \vdots \\ \vdots \\ \text { CM7H/CM7L } \end{gathered}$ | $\begin{gathered} \text { P4.0/CM0 } \\ \vdots \\ \text { P4.7/CM7 } \end{gathered}$ | Comp. mode 0 (with add. latches) <br> Comp. mode 0 (with shadow latches) |



Figure 5
Block Diagram of the Compare/Capture Unit

## Compare

In the compare mode, the 16 -bit values stored in the dedicated compare registers are compared to the contents of the timer 2 register or the compare timer register. If the count value in the timer registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

Mode 0: Upon a match the output signal changes from low to high. It goes back to low level when the timer overflows.

Mode 1: The transition of the output signal can be determined by software. A timer overflow signal doesn't affect the compare-output.
Compare registers CM0 to CM7 use additional compare latches when operated in mode 0.
Figure 8 shows the function of these latches. The latches are implemented to prevent from loss of compare matches which may occur when loading of the compare values is not correlated with the timer count. The compare latches are automatically loaded from the compare registers at every timer overflow.

## Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value of timer 2 registers into a dedicated capture register.

Mode 0: Capture is performed in response to a transition at the corresponding port pins CC0 to CC3.

Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

## Reload of Timer 2

A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the 8 -bit registers CRCL and CRCH. There are two modes from which to select:
Mode 0: Reload is caused by a timer overflow (auto-reload).
Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which also can request an interrupt.

## Timer/Counters 0 and 1

These timer/counters are fully compatible with timer/counter 0 or 1 of the SAB 8051 and can operate in four modes:
Mode 0: 8-bit timer/counter with 32:1 prescaler
Mode 1: 16-bit timer/counter
Mode 2: 8-bit timer/counter with 8-bit auto reload
Mode 3: Timer/counter 0 is configured as one 8-bit timer; timer/counter 1 in this mode holds its count.

External inputs $\mathbb{N T 0}$ and $\mathbb{N T 1}$ can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.


Figure 6
Block Diagram of Timer 2


Figure 7
Block Diagram of the Compare Timer


Figure 8
Compare-Mode 0 with Registers CM0 to CM7

## Interrupt Structure

The SAB 80C517 has 14 interrupt vectors with the following vector addresses and request flags.

Table 4
Interrupt Sources and Vectors

| Source (Request Flags) | Vector Address | Vector |
| :--- | :--- | :--- |
| IE0 | $0003_{\mathrm{H}}$ | External interrupt 0 |
| TF0 | $000 \mathrm{~B}_{\mathrm{H}}$ | Timer 0 overflow |
| IE1 | $0013_{\mathrm{H}}$ | External interrupt 1 |
| TF1 | $001 \mathrm{~B}_{\mathrm{H}}$ | Timer 1 overflow |
| RI0/TI0 | $0023_{\mathrm{H}}$ | Serial channel 0 |
| TF2 + EXF2 | $002 \mathrm{~B}_{\mathrm{H}}$ | Timer 2 overflow/ext. reload |
| IADC | $0043_{\mathrm{H}}$ | A/D converter |
| IEX2 | $004 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 2 |
| IEX3 | $0053_{\mathrm{H}}$ | External interrupt 3 |
| IEX4 | $005 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 4 |
| IEX5 | $0063_{\mathrm{H}}$ | External interrupt 5 |
| IEX6 | $006 \mathrm{~B}_{\mathrm{H}}$ | External interrupt 6 |
| RI1/TI1 | $0083_{\mathrm{H}}$ | Serial channel 1 |
| CTF | $009 \mathrm{~B}_{\mathrm{H}}$ | Compare timer overflow |

Each interrupt vector can be individually enabled/disabled. The response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.
External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 2 to 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.
For programming of the priority levels the interrupt vectors are combined to pairs or triples. Each pair or triple can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IP0 and one in IP1. Figure 9 shows the interrupt request sources, the enabling and the priority level structure.


Figure 9

## Interrupt Structure



Figure 9 (cont'd)
Interrupt Structure

## Multiplication/Division Unit

This on-chip arithmetic unit provides fast 32-bit division, 16-bit multiplication as well as shift and normalize features. All operations are integer operations.

| Operation | Result | Remainder | Execution Time |
| :--- | :--- | :--- | :--- |
| 32-bit/16-bit <br> 16-bit/16-bit | 32 -bit <br> $16-$-bit | 16 -bit <br> 16 -bit | $\left.6 t_{\mathrm{cy}}{ }^{1}\right)$ <br> $4 t_{\mathrm{cy}}$ |
| 16-bit $* 16$-bit | 32 -bit | - | $4 t_{\mathrm{cy}}$ |
| 32-bit normalize | - | - | $6 t_{\mathrm{cy}^{2}}{ }^{2}$ |
| 32-bit shift left/right | - | - | $\left.6 t_{\mathrm{cy}}{ }^{2}\right)$ |

1) $1 t_{\mathrm{cy}}=1 \mu \mathrm{~s} @ 12 \mathrm{MHz}$ oscillator frequency.
${ }^{2)}$ The maximal shift speed is 6 shifts/cycle.

The MDU consists of six registers used for operands and results and one control register. Operation of the MDU can be divided in three phases:


Figure 10
Operation of the MDU

To start an operation, register MDO to MD5 (or ARCON) must be written to in a certain sequence according to table 5 or 6 . The order the registers are accessed determines the type of the operation. A shift operation is started by a final write operation to register ARCON (see also the register description).

## Table 5

Programming the MDU for Multiplication and Division

| Operation | 32 -Bit/16-Bit |  | 16-Bit/16-Bit |  | 16-Bit * $\mathbf{1 6}$-Bit |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| First Write | MD0 | D'endL | MD0 | D'endL | MD0 | M'andL |
|  | MD1 | D'end | MD1 | D'end | MD4 | M'orL |
|  | MD2 | D'end |  | D'end |  |  |
| Last Write | MD3 | D'endH | MD4 | D'endH | MD1 | M'andH |
| First Read | MD4 | D'orL |  | D'orL |  |  |
|  | MD5 | D'orH | MD5 | D'orH | MD5 | M'orH |
|  | MD0 | QuoL | MD0 | QuoL | MD0 | PrL |
|  | MD1 | Quo | MD1 | QuoH | MD1 |  |
| Last Read | MD2 | Quo |  |  |  |  |

Table 6
Shift Operation with the CCU

| Operation | Normalize, Shift Left, Shift Right |  |
| :--- | :--- | :--- |
| First Write | MD0 | least significant byte |
|  | MD1 |  |
|  | MD2 |  |
| Last Write | MD3 | most significant byte |
| First Read | MRCON | start of conversion |
|  | MD1 | least significant byte |
| Last Read | MD2 |  |

## Abbreviations

D'end : Dividend, 1st operand of division
D'or : Divisor, 2nd operand of division
M'and : Multiplicand, 1st operand of multiplication
M'or : Multiplicator, 2nd operand of multiplication
Pr : Product, result of multiplication
Rem : Remainder
Quo : Quotient, result of division
...L : means, that this byte is the least significant of the 16-bit or 32-bit operand
$\ldots \mathrm{H}$ : means, that this byte is the most significant of the 16-bit or 32-bit operand

## I/O Ports

The SAB 80C517 has seven 8-bit I/O ports and two input ports (8-bit and 4-bit wide).
Port 0 is an open-drain bidirectional I/O port, while ports 1 to 6 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 6 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.
Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET. Port 1, 3, 4, 5 and port 6 provide several alternate functions. Please see the "Pin Description" for details.
Port pins show the information written to the port latches, when used as general purpose port. When an alternate function is used, the port pin is controlled by the respective peripheral unit. Therefore the port latch must contain a "one" for that function to operate. The same applies when the port pins are used as inputs. Ports $1,3,4$ and 5 are bit- addressable.
The SAB 80C517 has two dual-purpose input ports. The twelve port lines at port 7 and port 8 can be used as analog inputs for the A/D converter. If input voltages at P7 and P8 meet the specified digital input levels ( $V_{\mathrm{IL}}$ and $V_{\mathrm{IH}}$ ) the port can also be used as digital input port.

## Power Saving Modes

The SAB 80C517 provides - due to Siemens ACMOS technology - three modes in which power consumption can be significantly reduced.

## - The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with the eighth part of its normal operating frequency. Slowing down the frequency greatly reduces power consumption.

- The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied by the clock and able to work.

## - The Power Down Mode

Operation of the SAB 80C517 is stopped, the oscillator is turned off. This mode is used to save the contents of the internal RAM with a very low standby current.

All of these modes are entered by software. Special function register PCON (power control register, address is $87_{\mathrm{H}}$ ) is used to select one of these modes.

## Hardware Enable for Power Saving Modes

A dedicated Pin (PE/SWD) of the SAB 80C517 allows to block the power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer (see there for further description).
$\overline{\mathrm{PE}} / \mathrm{SWD}=V_{\mathrm{IH}}$ (logic high level): Using of the power saving modes is not possible. The instruction sequences used for entering of these modes will not affect the normal operation of the device.
$\overline{\mathrm{PE}} / \mathrm{SWD}=V_{\mathrm{IL}}$ (logic low level): $\quad$ All power saving modes can be activated by software. When left unconnected, Pin $\overline{P E} / S W D$ is pulled to high level by a weak internal pullup. This is done to provide system protection on default.
The logic-level applied to pin PE/SWD can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

## Power Down Mode

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.
The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.
The status of all output lines of the controller can be looked up in table 7.

Table 7
Status of External Pins During Idle and Power Down

| Outputs | Last instruction executed from <br> internal code memory |  | Last instruction executed from <br> external code memory |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Idle | Power down | Idle | Power Down |
| ALE | High | Low | High | Low |
| PSEN | High | Low | High | Low |
| Port 0 | Data | Data | Float | Float |
| Port 1 | Data/alternate <br> outputs | Data/last output | Data/alternate <br> outputs | Data/last output |
| Port 2 | Data | Data | Address | Data |
| Port 3 | Data/alternate <br> outputs | Data/last output | Data/alternate <br> outputs | Data/last output |
| Port 4 | Data/alternate <br> outputs | Data/last output | Data/alternate <br> outputs | Data/last output |
| Port 5 | Data/alternate <br> outputs | Data/last output | Data/alternate <br> outputs | Data/last output |
| Port 6 | Data/alternate <br> outputs | Data/last output | Data/alternate <br> outputs | Data/last output |

## Idle Mode

During idle mode all peripherals of the SAB 80C517 are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the Idle mode is similar to entering the power down mode.
The two bits IDLE and IDLS must be set by to consecutive instructions to minimize the chance of unintentional activating of the idle mode.
There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will be serviced and normally the instruction to be executed following the RETI instruction will be the one following the instruction that sets the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and PSEN hold at logic high levels (see table 7).

## Table 8

Baud Rate Generation

| Function |  | Serial Interface 0 |  | Serial Interface 1 |
| :---: | :---: | :---: | :---: | :---: |
| 8-Bit synchronous channel | Mode | Mode 0 |  | - |
|  | Baud rate *) | $1 \mathrm{MHz} @ f_{\mathrm{OSC}}=12 \mathrm{MHz}$ |  | - |
|  | Baud rate derived from | $f$ OSC |  | - |
| 8-Bit UART | Mode | Mode 1 |  | Mode B |
|  | Baud rate *) | $1-62.5 \mathrm{~K}$ | 4800, 9600 | $1.5-375$ K |
|  | Baud rate derived from | Timer 1 | BD | 8-bit baud rate generator |
| 9-Bit UART | Mode | Mode 2 | Mode 3 | Mode A |
|  | Baud rate *) | $\begin{aligned} & 187.5 \mathrm{~K} / \\ & 375 \mathrm{~K} \end{aligned}$ | $1-62.5$ K | $1.5-375$ K |
|  | Baud rate derived from | $f_{\text {osc }} / 2$ | Timer 1 | 8-bit baud rate generator |

[^17]
## Serial Interface 0

Serial Interface 0 can operate in 4 modes:
Mode 0: Shift register mode:
Serial data enters and exits through RXD0. TXD0 outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at $1 / 12$ of the oscillator frequency.

Mode 1: $\quad 8$-bit UART, variable baud rate: 10-bit are transmitted (through RXD0) or received (through RXD0): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register SOCON. The baud rate is variable.
Mode 2: 9-bit UART, fixed baud rate:
11-bit are transmitted (through TXD0) or received (through RXD0): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1 . For example, the parity bit ( P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1 . On reception the 9th data bit goes into RB80 in special function register SOCON, while the stop bit is ignored. The baud rate is programmable to either $1 / 32$ or $1 / 64$ of the oscillator frequency.
Mode 3: 9-bit UART, variable baud rate: 11-bit are transmitted (through TXD0) or received (through RXD0): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

## Variable Baud Rates for Serial Interface 0

Variable baud rates for modes 1 and 3 of serial interface 0 can be derived from either timer 1 or from the oscillator via a special prescaler ("BD").

Timer 1 may be operated in mode 1 (to generate slow baud rates) or mode 2. The dedicated baud rate generator "BD" provides the two standard baud rates 4800 or 9600 baud with $0.16 \%$ deviation. Table 8 shows possible configurations and the according baud rates.
SAB 80C517 devices with stepping code "CA" or later provide a dedicated baud rate generator for the serial interface 0 . This baud rate genertaor is a free running 10-bit timer with programmable reload registers.

Mode 1.3 baud rate $=\frac{2^{\text {SMOD }} \times f_{\text {OSC }}}{64 \times\left(2^{10}-\text { SOREL }\right)}$
The default value after reset in the reload registers SORELL and SORELH prvide a baud rate of $4.8 \mathrm{kBaud}(\mathrm{SMOD}=0)$ or $9.6 \mathrm{kBaud}(\mathrm{SMOD}=1)$ at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C517 older steppings.

## Serial Interface 1

Serial interface 1 can operate in two asynchronous modes:
Mode A: 9-bit UART, variable baud rate.
11 bits are transmitted (through TXD0) or received (through RXD0): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the $9^{\text {th }}$ data bit (TB81 in S1CON) can be assigned to the value of 0 or 1 . For example, the parity bit ( P in the PSW) could be moved into TB81 or a second stop bit by setting TB81 to 1 . On reception the $9^{\text {th }}$ data bit goes into RB81 in special function register S1CON, while the stop bit is ignored.
Mode B: 8 -bit UART, variable baud rate.
10 bits are transmitted (through TXD1) or received (through RXD1): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB81 in special function register S1CON.

## Variable Baud Rates for Serial Interface 1

Variable baud rates for modes A and B of serial interface 1 can be derived from a dedicated baud rate generator.
The baud rate clock (baud rate $=\frac{\text { baud rate clock }}{16}$ ) is generated by a 8 -bit free
running timer with programmable reload register. SAB 80C517 devices with stepping code "CA" or later provide a 10-bit free running timer for baud rate generation.
Mode A, B baud rate $=\frac{f_{\text {OSC }}}{32 \times\left(2^{10}-\text { Reload Value }\right)}$

## Watchdog Units

The SAB 80C517 offers two enhanced fail safe mechanisms, which allow an automatic recovery from hardware failure or software upset:

- programmable watchdog timer (WDT), variable from 512 ms up to about 1.1 s time out period @12 MHz. Upward compatible to SAB 80515 watchdog.
- oscillator watchdog (OWD), monitors the on-chip oscillator and forces the microcontroller to go into reset state, in case the on-chip oscillator fails.


## Programmable Watchdog Timer

The WDT can be activated by hardware or software.
Hardware initialization is done when pin PE/SWD (Pin 4) is held high during RESET. The SAB 80C517 then starts program execution with the WDT running. Pin PE/SWD doesn't allow dynamic switching of the WDT.

Software initialization is done by setting bit SWDT. A refresh of the watchdog timer is done by setting bits WDT and SWDT consecutively.
A block diagram of the watchdog timer is shown in figure 11.
When a watchdog timer reset occurs, the watchdog timer keeps on running, but a status flag WDTS is set. This flag can also be manipulated by software.


Figure 11
Block Diagram of the Programmable Watchdog Timer

## Oscillator Watchdog

The oscillator watchdog monitors the on-chip quartz oscillator. A detected oscillator failure ( $f_{\text {Osc }}<\operatorname{appr} .300 \mathrm{kHz}$ ) causes a hardware reset. The reset state is held until the on-chip oscillator is working again. The oscillator watchdog feature is enabled by a high level at pin OWE (pin 69). An oscillator watchdog reset sets status flag OWDS which can be examined and modified by software. Figure 12 shows a block diagram of the oscillator watchdog.


Figure 12
Functional Block Diagram of the Oscillator Watchdog

## Instruction Set Summary

The SAB 80C517/80C537 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

## Literature Information

| Title | Ordering No. |
| :--- | :--- |
| Microcontroller Family SAB 8051 Pocket Guide | B158-H6497-X-X-7600 |

## Absolute Maximum Ratings

Ambient temperature under bias
SAB 80C517/83C537
SAB 80C517/83C537-T40/85.............................................................................. 40 to $85{ }^{\circ} \mathrm{C}$
Storage temperature $\mathrm{T}_{\text {ST }}$.......................................................................... - 65 to $150{ }^{\circ} \mathrm{C}$
Voltage on $V_{C C}$ pins with respect to ground ( $V_{\mathrm{SS}}$ ) ...................................... - 0.5 V to 6.5 V
Voltage on any pin with respect to ground ( $V_{S S}$ )....................................... -0.5 to $V_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input current on any pin during overload condition .................................... - 10 mA to +10 mA
Absolute sum of all input currents during overload condition..................... $|100 \mathrm{~mA}|$
Power dissipation ........................................................................................ 2 W

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{\mathrm{IN}}>V_{\mathrm{CC}}$ or $V_{\mathrm{IN}}<V_{\mathrm{SS}}$ ) theVoltage on $V_{\mathrm{CC}}$ pins with respect to ground ( $V_{\mathrm{SS}}$ ) must not exeed the values definded by the absolute maximum ratings.

## DC Characteristics

$V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$;
$T_{\mathrm{A}}=0$ to $70{ }^{\circ} \mathrm{C}$ for the SAB 80C517/83C537
$T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ for the SAB 80C517-/83C537-T40/85

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Input low voltage (except EA) | $V_{\text {IL }}$ | -0.5 | $\begin{aligned} & 0.2 V_{\mathrm{CC}^{-}} \\ & -0.1 \end{aligned}$ | V | - |
| Input low voltage (EA) | $V_{\mathrm{IL} 1}$ | -0.5 | $\begin{aligned} & 0.2 V_{\mathrm{CC}}- \\ & -0.3 \end{aligned}$ | V | - |
| Input high voltage | $V_{\mathrm{IH}}$ | $\begin{aligned} & 0.2 V_{\mathrm{CC}} \\ & +0.9 \end{aligned}$ | $V_{C C}+0.5$ | V | - |
| Input high voltage to XTAL2 | $V_{\text {IH1 }}$ | $0.7 V_{\mathrm{CC}}$ | $V_{\mathrm{CC}}+0.5$ | V | - |
| Input high voltage to RESET | $V_{\text {IH2 }}$ | 0.6 VCC | $V_{\mathrm{CC}}+0.5$ | V | - |
| Output low voltage (ports 1, 2, 3, 4, 5, 6) | $V_{\text {OL }}$ | - | 0.45 | V | $I_{\mathrm{OL}}=1.6 \mathrm{~mA}^{1)}$ |

[^18]DC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Output low voltage (ports ALE, PSEN, RO) | $V_{\text {OL1 }}$ | - | 0.45 | V | $I_{\mathrm{OL}}=3.2 \mathrm{~mA}^{1)}$ |
| Output high voltage (ports 1, 2, 3, 4, 5, 6) | $V_{\mathrm{OH}}$ | $\begin{aligned} & 2.4 \\ & 0.9 V_{\mathrm{CC}} \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & I_{\mathrm{OH}}=-80 \mu \mathrm{~A} \\ & I_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ |
| Output high voltage (port 0 in external bus mode, ALE, PSEN, RO) | $V_{\mathrm{OH} 1}$ | $\begin{aligned} & 2.4 \\ & 0.9 V_{\mathrm{CC}} \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & I_{\mathrm{OH}}=-800 \mu \mathrm{~A}^{2)} \\ & I_{\mathrm{OH}}=-80 \mu \mathrm{~A}^{2)} \end{aligned}$ |
| Logic 0 input current (ports 1, 2, 3, 4, 5, 6) | $I_{\text {IL }}$ | -10 | -70 | $\mu \mathrm{A}$ | $V_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| Input low current to RESET for reset | $I_{\text {IL2 }}$ | -10 | -100 | $\mu \mathrm{A}$ | $V_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| Input low current (XTAL2) | $I_{\text {IL3 }}$ | - | - 15 | $\mu \mathrm{A}$ | $V_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| Input low current (OWE, PE/SWD) | $I_{\text {IL4 }}$ | - | -20 | $\mu \mathrm{A}$ | $V_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| Logical 1-to-0 transition current (ports 1, 2, 3, 4, 5, 6) | $I_{T L}$ | -65 | - 650 | $\mu \mathrm{A}$ | $V_{\text {IN }}=2 \mathrm{~V}$ |
| Input leakage current (port 0, EA, ports 7, 8) | $I_{\text {LI }}$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $0.45<V_{\mathrm{IN}}<V_{\mathrm{CC}}{ }^{10}$ |
| Pin capacitance | $C_{10}$ | - | 10 | pF | $\begin{aligned} & f_{\mathrm{C}}=1 \mathrm{MHz} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| Power supply current: <br> Active mode, $12 \mathrm{MHz}^{6}$ Idle mode, $12 \mathrm{MHz}^{6}$ ) Slow down mode, $12 \mathrm{MHz}^{6)}$ Active mode, $16 \mathrm{MHz}^{6}$ Idle mode, $16 \mathrm{MHz}^{6}$ ) Slow down mode, $16 \mathrm{MHz}^{6)}$ Power down Mode | $\begin{aligned} & I_{\mathrm{CC}} \\ & I_{\mathrm{CC}} \\ & I_{\mathrm{PD}} \end{aligned}$ | - - - - - - - | $\begin{aligned} & 40 \\ & 15 \\ & 15 \\ & 52.3 \\ & 19 \\ & 19 \\ & 50 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{CC}}=5 \mathrm{~V},{ }^{4)} \\ & \left.V_{\mathrm{CC}}=5 \mathrm{~V}, 5\right) \\ & V_{\mathrm{CC}}=5 \mathrm{~V},{ }^{5} \\ & V_{\mathrm{CC}}=5 \mathrm{~V},{ }^{4} \\ & \left.V_{\mathrm{CC}}=5 \mathrm{~V}, 5\right) \\ & \left.V_{\mathrm{CC}}=5 \mathrm{~V}, 5\right) \\ & V_{\mathrm{CC}}=2 . .5 .5 \mathrm{~V}{ }^{3)} \end{aligned}$ |

[^19]
## A/D Converter Characteristics

$V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$
$V_{\text {AREF }}=V_{\mathrm{CC}} \pm 5 \% ; V_{\text {AGND }}=V_{\mathrm{SS}} \pm 0.2 \mathrm{~V} ; V_{\text {IntAREF }}-V_{\text {IntAGND }} \geq 1 \mathrm{~V}$

$$
\begin{aligned}
& T_{\mathrm{A}}=0 \text { to } 70{ }^{\circ} \mathrm{C} \text { for the SAB 80C517/83C537 } \\
& T_{\mathrm{A}}=-40 \text { to } 85{ }^{\circ} \mathrm{C} \text { for the SAB 80C517/83C537-T40/875 }
\end{aligned}
$$

| Parameter | Symbol | Limit values |  |  | Unit | Test <br> Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |
| Analog input voltage | $V_{\text {ANPUT }}$ | $V_{\text {AGND }}$ <br> -0.2 | - | $V_{\text {AREF }}$ <br> +0.2 | V | $9)$ |
| Analog input <br> capacitance | $C_{\mathrm{I}}$ | - | 25 | 60 | pF | $7)$ |
| Load time | $t_{\mathrm{L}}$ | - | - | $2 t_{\mathrm{CY}}$ | $\mu \mathrm{s}$ | $7)$ |
| Sample time <br> (incl. load time) | $t_{\mathrm{S}}$ | - | - | $7 t_{\mathrm{CY}}$ | $\mu \mathrm{s}$ | $7)$ |
| Conversion time <br> (incl. sample time) | $t_{\mathrm{C}}$ | - | - | $13 t_{\mathrm{CY}}$ | $\mu \mathrm{s}$ | $7)$ |
| Total unadjusted error | TUE | - |  | $\pm 2$ | LSB | $V_{V_{\text {AREF }}=V_{\mathrm{CC}}}$ |
| Internal reference error | $V_{\text {IntREFERR }}$ | - |  | $\pm 30$ | mV | $8)$ |
| $V_{\text {AREF }}$ supply current | $I_{\text {REF }}$ | - | - | 5 | mA | $8)$ |

Notes see page 311.

Notes for pages 308, 309 and 310:

1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{\mathrm{OL}}$ of ALE and ports $1,3,4,5$ and 6 . The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1 -to- 0 transitions during bus operation.
In the worst case (capacitive loading > 100 pF ), the noise pulse on ALE line may exceed 0.8 V . In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt- trigger strobe input.
2) Capacitive loading on ports 0 and 2 may cause the $V_{\mathrm{OH}}$ on ALE and PSEN to momentarily fall below the $0.9 V_{\mathrm{CC}}$ specification when the address lines are stabilizing.
3) Power down $I_{P D}$ is measured with all output pins disconnected;
$\overline{\mathrm{EA}}=\overline{\mathrm{RESET}}=V_{\mathrm{CC}} ;$ Port $0=$ Port $7=$ Port $8=V_{\mathrm{CC}} ; \mathrm{XTAL} 1=$ N.C.; XTAL2 $=V_{\mathrm{SS}} ;$
$V_{\text {AGND }}=$ N.C.; $V_{\text {AREF }}=V_{\mathrm{CC}} ;$ PE/SWD $=\mathrm{OWE}=V_{\mathrm{SS}}$.
4) $I_{\mathrm{CC}}$ (active mode) is measured with all output pins disconnected; XTAL2 driven with clock signal according to the figure below; XTAL1 = N.C.;
$\overline{\mathrm{EA}}=\mathrm{OWE}=\overline{\mathrm{PE}} / \mathrm{SWD}=V_{\mathrm{CC}} ;$ Port $0=$ Port $7=$ Port $8=V_{\mathrm{CC}}$;
RESET $=V_{S S} \cdot I_{\text {CC }}$ would be slightly higher if a crystal oscillator is used.
5) $I_{\mathrm{CC}}$ (idle mode,) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with clock signal according to the figure below; XTAL1 = N.C.;
$\overline{\text { RESET }}=\mathrm{OWE}=V_{\mathrm{CC}} ;$ Port $0=$ Port $7=$ Port $8=V_{\mathrm{CC}} ; \overline{\mathrm{EA}}=\overline{\mathrm{PE}} / \mathrm{SWD}=V_{\mathrm{SS}}$.
$I_{\text {CC }}$ (slow down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with clock signal according to the figure below; XTAL = N.C.;
Port $7=$ Port $8=V_{\mathrm{CC}} ; \quad \overline{\mathrm{EA}}=\overline{\mathrm{PE}} / \mathrm{SWD}=V_{\mathrm{SS}}$.
6) $I_{\mathrm{CC}}$ (max.) at other frequencies is given by: active mode: $I_{\mathrm{CC}} \max =3.1 * f_{\mathrm{OSC}}+3.0$ idle mode: $I_{\text {CC }} \max =1.0 * f_{\text {OSC }}+3.0$
Where $f_{\mathrm{OSC}}$ is the oscillator frequency in MHz . I ICC values are given in mA and measured at $V_{\mathrm{CC}}=5 \mathrm{~V}$ (see also notes 4 and 5).
7) The output impedance of the analog source must be low enough to assure full loading of the sample capacitance $\left(C_{1}\right)$ during load time $\left(T_{\mathrm{L}}\right)$. After charging of the internal capacitance $\left(C_{1}\right)$ in the load time $\left(T_{\mathrm{L}}\right)$ the analog input must be held constant for the rest of the sample time ( $T_{\mathrm{S}}$ ).
8) The differential impedance $R_{\mathrm{D}}$ of the analog reference voltage source must be less than $1 \mathrm{k} \Omega$ at reference supply voltage.
9) Exceeding the limit values at one or more input channels will cause additional current which is sinked sourced at these channels. This may also affect the accuracy of other channels which are operated within the specification.
10) Only valid for not selected analog inputs.
11) No missing code.


Clock of Waveform for ICc Tests in Active, Idle Mode and Slow Down Mode

## AC Characteristics

$V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \vee T_{\mathrm{A}}=0$ to $70{ }^{\circ} \mathrm{C}$ for the SAB 80C517/83C537
$T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ for the SAB 80C517/83C537-T40/85
( $C_{\mathrm{L}}$ for port 0, ALE and PSEN outputs $=100 \mathrm{pF} ; C_{\mathrm{L}}$ for all other outputs $=80 \mathrm{pF}$ ))

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 12 MHz Clock |  | Variable Clock <br> $1 / t$ CLCL $=3.5 \mathrm{MHz}$ to 12 MHz |  |  |
|  |  | min | max. | min. | max. |  |

## Program Memory Characteristics

| ALE pulse width | $t_{\text {LHLL }}$ | 127 | - | $2 t_{\text {CLCL }}-40$ | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup to ALE | $t_{\text {AVLL }}$ | 53 | - | $t_{\text {CLCL }}-30$ | - | ns |
| Address hold after ALE | $t_{\text {LLAX }}$ | 48 | - | $t_{\text {CLCL }}-35$ | - | ns |
| ALE to valid instruction in | $t_{\text {LLIV }}$ | - | 233 | - | $4 t_{\mathrm{CLCL}}-100$ | ns |
| ALE to PSEN | $t_{\text {LLPL }}$ | 58 | - | $t_{\text {CLCL }}-25$ | - | ns |
| PSEN pulse width | $t^{\text {PLPH }}$ | 215 | - | $3 t_{\text {CLCL }}-35$ | - | ns |
| PSEN to valid instruction in | $t_{\text {PLIV }}$ | - | 150 | - | $3 t_{\text {CLCL }}-100$ | ns |
| Input instruction hold after PSEN | $t_{\text {PXIX }}$ | 0 | - | 0 |  | ns |
| Input instruction float after PSEN *) | $t_{\text {PXIX }}{ }^{*}$ | - | 63 | - | $t_{\text {CLCL }}-20$ | ns |
| Address valid after PSEN *) | $t_{\text {PXAV }}{ }^{*}$ | 75 | - | $t_{\text {CLCL }}-8$ | - | ns |
| Address to valid instruction in | $t_{\text {AVIV }}$ | - | 302 | 0 | $5 t_{\mathrm{CLCL}}-115$ | ns |
| Address float to PSEN | ${ }^{t}$ AZPL | - | - | - |  | ns |

[^20]AC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 12 MHz Clock |  | Variable Clock <br> $1 / t \mathrm{CLCL}=3.5 \mathrm{MHz}$ to 12 MHz |  |  |
|  |  | min | max. | min. | max. |  |

## External Data Memory Characteristics

| RD pulse width | $t_{\text {RLRH }}$ | 400 | - | $6 t_{\text {CLCL }}-100$ | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR pulse width | ${ }^{t}$ WLWH | 400 | - | $6 t_{\text {CLCL }}-100$ | - | ns |
| Address hold after ALE | $t_{\text {LLAX2 }}$ | 132 | - | $2 t_{\text {CLCL }}-30$ | - | ns |
| $\overline{\mathrm{RD}}$ to valid instr in | $t_{\text {RLDV }}$ | - | 252 | - | $5 t_{\text {CLCL }}-165$ | ns |
| Data hold after RD | $t_{\text {RHDX }}$ | 0 | - | 0 | - | ns |
| Data float after RD | $t_{\text {RHDZ }}$ | - | 97 | - | $2 t_{\text {CLCL }}-70$ | ns |
| ALE to valid data in | $t_{\text {LLDV }}$ | - | 517 | - | $8 t_{\text {CLCL }}-150$ | ns |
| Address to valid data in | ${ }^{t} \mathrm{AVDV}$ | - | 585 | - | $9 t_{\text {CLCL }}-165$ | ns |
| ALE to WR or RD | ${ }^{\text {LLLWL }}$ | 200 | 300 | $3 t_{\text {CLCL }}-50$ | $3 t_{\text {CLCL }}+50$ | ns |
| WR or RD high to ALE high | ${ }^{t} \mathrm{WHLH}$ | 43 | 123 | $t_{\text {CLCL }}-40$ | $t_{\text {CLCL }}+40$ | ns |
| Address valid to WR | $t_{\text {AVWL }}$ | 203 | - | $4 t_{\text {CLCL }}-130$ | - | ns |
| Data valid to WR transition | ${ }^{t} \mathrm{QVWX}$ | 33 | - | $t_{\text {CLCL }}-50$ | - | ns |
| Data setup before WR | ${ }^{t} \mathrm{QVWX}$ | 433 | - | $7 t_{\text {CLCL }}-150$ | - | ns |
| Data hold after WR | ${ }^{t}$ WHQX | 33 | - | $t_{\text {CLCL }}-50$ | - | ns |
| Address float after $\overline{\mathrm{RD}}$ | $t_{\text {RLAZ }}$ | - | 0 | - | 0 | ns |

## AC Characteristics

$$
\begin{aligned}
V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V \mathrm{SS}=0 \mathrm{~V}
\end{aligned} \quad \begin{aligned}
& T_{\mathrm{A}}= 0 \text { to } 70^{\circ} \mathrm{C} \text { for the SAB 80C517-16/83C537-16 } \\
& T_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C} \text { for the SAB 80C517-16/83C537-16-T40/85 }
\end{aligned}
$$

( $C_{\mathrm{L}}$ for port 0, ALE and PSEN outputs $=100 \mathrm{pF} ; C_{\mathrm{L}}$ for all outputs $=80 \mathrm{pF}$ )

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 MHz Clock |  | Variable Clock <br> $1 / t$ CLCL $=3.5 \mathrm{MHz}$ to 16 MHz |  |  |
|  |  | min | max. | min. | max. |  |

## Program Memory Characteristics

| ALE pulse width | $t_{\text {LHLL }}$ | 85 | - | $2 t_{\text {CLCL }}-40$ | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup to ALE | ${ }^{t}$ AVLL | 33 | - | $t_{\text {CLCL }}-30$ | - | ns |
| Address hold after ALE | $t$ LLAX | 28 | - | $t_{\text {CLCL }}-35$ | - | ns |
| ALE to valid instr. in | $t_{\text {LLIV }}$ | - | 150 | - | $4 t_{\text {CLCL }}-100$ | ns |
| ALE to PSEN | $t_{\text {LLPL }}$ | 38 | - | $t_{\text {CLCL }}-25$ | - | ns |
| PSEN pulse width | $t_{\text {PLPH }}$ | 153 | - | $3 t_{\text {CLCL }}-35$ | - | ns |
| PSEN to valid instr. in | $t_{\text {PLIV }}$ | - | 88 | - | $3 t_{\text {CLCL }}-100$ | ns |
| Input instruction hold after PSEN | $t_{\text {PXIX }}$ | 0 | - | 0 | - | ns |
| Input instruction float *) after PSEN | ${ }^{t_{\text {PXIZ }}}$ | - | 43 | - | $t_{\text {CLCL }}-20$ | ns |
| Address valid after PSEN * | ${ }^{\text {P PXAV }}$ | 55 | - | $t_{\text {CLCL }}$ - 8 | - | ns |
| Address to valid instr. in | ${ }^{t}$ AVIV | - | 198 | 0- | $5 t_{\text {CLCL }}-115$ | ns |
| Address float to PSEN | ${ }^{t}$ AZPL | 0 | - | 0 | - | ns |

*) Interfacing the SAB 80C517 to devices with float times up to 55 ns is permissible.
This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 MHz Clock |  | Variable Clock <br> $1 / t$ CLCL $=3.5 \mathrm{MHz}$ to 16 MHz |  |  |
|  |  | min | max. | min. | max. |  |

## External Data Memory Characteristics

| RD pulse width | $t_{\text {RLRH }}$ | 275 | - | $6 t_{\mathrm{CLCL}}-100$ | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { WR pulse width }}$ | ${ }^{\text {W WLWH }}$ | 275 | - | $6 t_{\text {CLCL }}-100$ | - | ns |
| Address hold after ALE | $t_{\text {LLAX2 }}$ | 90 | - | $2 t_{\text {CLCL }}-35$ | - | ns |
| RD to valid data in | $t_{\text {RLDV }}$ | - | 148 | - | $5 t_{\text {CLCL }}-165$ | ns |
| Data hold after $\overline{\mathrm{RD}}$ | $t_{\text {RHDX }}$ | 0 | - | 0 | - | ns |
| Data float after RD | $t_{\text {RHDZ }}$ | - | 55 | - | $2 t_{\text {CLCL }}-70$ | ns |
| ALE to valid data in | $t_{\text {LLDV }}$ | - | 350 | - | $8 t_{\text {CLCL }}-150$ | ns |
| Address to valid data in | ${ }^{\text {A }}$ AVDV | - | 398 | - | $9 t_{\text {CLCL }}-165$ | ns |
| ALE to WR or RD | $t_{\text {LLWL }}$ | 138 | 238 | $3 t_{\text {CLCL }}-50$ | $3 t_{\text {CLCL }}+50$ | ns |
| WR or RD high to ALE high | ${ }^{\text {W WHLH }}$ | 23 | 103 | $t_{\text {CLCL }}-40$ | $t_{\text {CLCL }}+40$ | ns |
| Address valid to WR |  | 120 | - | $4 t_{\mathrm{CLCL}}-130$ | - | ns |
| Data valid to WR transition | ${ }^{\text {t } \mathrm{QVWX}}$ | 13 | - | $t_{\text {CLCL }}-50$ | - | ns |
| Data setup before WR | $t_{\text {QVWH }}$ | 288 | - | $7 t_{\mathrm{CLCL}}-150$ | - | ns |
| Data hold after WR | ${ }^{\text {W WHQX }}$ | 13 | - | $t_{\mathrm{CLCL}}-50$ | - | ns |
| Address float after $\overline{\mathrm{RD}}$ | $t_{\text {RLAZ }}$ | - | 0 | - | 0 | ns |



Program Memory Read Cycle


## Data Memory Read Cycle



## Data Memory Write Cycle

AC Characteristics (cont'd)

| Parameter | Symbol | Limit ValuesVariable ClockFrequ. $=3.5 \mathrm{MHz}$ to 12 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  | min | max. |  |

## External Clock Drive

| Oscillator period | $t_{\mathrm{CLCL}}$ | 83.3 | 285 | ns |
| :--- | :--- | :--- | :--- | :--- |
| Oscillator frequency | $1 / t_{\mathrm{CLCL}}$ | 3.5 | 12 | MHz |
| High time | $t_{\mathrm{CHCX}}$ | 20 | - | ns |
| Low time | $t_{\mathrm{CLCX}}$ | 20 | - | ns |
| Rise time | $t_{\mathrm{CLCH}}$ | - | 20 | ns |
| Fall time | $t_{\mathrm{CHCL}}$ | - | 20 | ns |

AC Characteristics (cont'd)

| Parameter | Symbol | Limit Values <br> Variable Clock Frequ. = 1 MHz to 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  | min | max. |  |

## External Clock Drive

| Oscillator period | $t_{\mathrm{CLCL}}$ | 62.5 | 285 | ns |
| :--- | :--- | :--- | :--- | :--- |
| Oscillator frequency | $1 / t_{\mathrm{CLCL}}$ | 3.5 | 16 | MHz |
| High time | $t_{\mathrm{CHCX}}$ | 25 | - | ns |
| Low time | $t_{\mathrm{CLCX}}$ | 25 | - | ns |
| Rise time | $t_{\mathrm{CLCH}}$ | - | 20 | ns |
| Fall time | $t_{\mathrm{CHCL}}$ | - | 20 | ns |



## External Clock Cycle

AC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 12 MHz Clock |  | Variable Clock $1 / t \mathrm{CLCL}=3.5 \mathrm{MHz}$ to 12 MHz |  |  |
|  |  | min. | max. | min. | max. |  |

## System Clock Timing

| ALE to CLKOUT | $t_{\mathrm{LLSH}}$ | 543 | - | $7 t_{\mathrm{CLCL}}-40$ | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CLKOUT high time | $t_{\mathrm{SHSL}}$ | 127 | - | $2 t_{\mathrm{CLCL}}-40$ | - | ns |
| CLKOUT low time | $t_{\mathrm{SLSH}}$ | 793 | - | $10 t_{\mathrm{CLCL}}-40$ | - | ns |
| CLKOUT low to ALE <br> high | $t_{\mathrm{SLLH}}$ | 43 | 123 | $t_{\mathrm{CLCL}}-40$ | $t_{\mathrm{CLCL}}+40$ | ns |

AC Characteristics (cont'd)

| Parameter | Symbol | Limit Values |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 MHz Clock |  | Variable Clock <br> $1 / t$ CLCL $=3.5 \mathrm{MHz}$ to 16 MHz |  |  |
|  |  | min. | max. | min. | max. |  |

## System Clock Timing

| ALE to CLKOUT | $t_{\mathrm{LLSH}}$ | 398 | - | $7 t_{\mathrm{CLCL}}-40$ | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CLKOUT high time | $t_{\mathrm{SHSL}}$ | 85 | - | $2 t_{\mathrm{CLCL}}-40$ | - | ns |
| CLKOUT low time | $t_{\text {SLSH }}$ | 585 | - | $10 t_{\mathrm{CLCL}}-40$ | - | ns |
| CLKOUT low to ALE <br> high | $t_{\mathrm{SLLH}}$ | 23 | 103 | $t_{\mathrm{CLCL}}-40$ | $t_{\mathrm{CLCL}}+40$ | ns |



## System Clock Timing

## ROM Verification Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limit values |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | $\min$ | max. |  |

ROM Verification

| Address to valid data | $t_{\mathrm{AVQV}}$ | - | $48 t_{\mathrm{CLCL}}$ | ns |
| :--- | :--- | :--- | :--- | :--- |
| ENABLE to valid data | $t_{\mathrm{ELQV}}$ | - | $48 t_{\mathrm{CLCL}}$ | ns |
| Data float after ENABLE | $t_{\mathrm{EHQZ}}$ | 0 | $48 t_{\mathrm{CLCL}}$ | ns |
| Oscillator frequency | $1 / t_{\mathrm{CLCL}}$ | 4 | 6 | MHz |



## ROM Verification

For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded $V_{\mathrm{OH}} / V_{\mathrm{OL}}$ level occurs. $I_{\mathrm{OL}} / I_{\mathrm{OH}} \geq \pm 20 \mathrm{~mA}$.

## Recommended Oscillator Circuits


$C=30 \mathrm{pF} \pm 10 \mathrm{pF}$
(incl. stray capacitance)


MCSOOT96

## AC Testing



AC Inputs during testing are driven at $V_{\mathrm{CC}}-0.5 \mathrm{~V}$ for a logic 1 and 0.45 V for a logic '0'. Timing measurements are made at $V_{\text {IHmin }}$ for a logic '1' and $V_{\text {ILmax }}$ for a logic '0'.

## Input, Output Waveforms



## Float Waveforms


[^0]:    1) Bit-addressable special function registers.
    2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
    3) $X$ means that the value is indeterminate.
[^1]:    *) MOV A,ACC is not a valid instruction. The content of the accumulator after the execution of this instruction is undefined.

[^2]:    1) MOV A,ACC is not a valid instruction
[^3]:    (P-LCC-84)

[^4]:    * $I$ = Input
    $\mathrm{O}=$ Output

[^5]:    * I = Input
    $\mathrm{O}=$ Output

[^6]:    * 1 = Input
    $\mathrm{O}=$ Output

[^7]:    * $I$ = Input
    $\mathrm{O}=$ Output

[^8]:    * I = Input
    $\mathrm{O}=$ Output

[^9]:    * $\mathrm{I}=$ Input
    $\mathrm{O}=$ Output

[^10]:    * I = Input
    $\mathrm{O}=$ Output

[^11]:    * $\mathrm{I}=$ Input
    $\mathrm{O}=$ Output

[^12]:    * $I=$ Input
    $\mathrm{O}=$ Output

[^13]:    1) Bit-addressable special function registers
    2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
    ${ }^{3)} X$ means that the value is indeterminate and the location is reserved
[^14]:    1) Bit-addressable special function registers
    2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
    3) $X$ means that the value is indeterminate and the location is reserved
[^15]:    1) Bit-addressable special function registers
    2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
    3) $X$ means that the value is indeterminate and the location is reserved
[^16]:    1) Bit-addressable special function registers.
    2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
    3) $X$ means that the value is indeterminate and the location is reserved.
    4) These registers are available in the CA step and later steps.
[^17]:    *) Baud rate values are given for 12 MHz oscillator frequency.

[^18]:    Notes see page 311

[^19]:    Notes see page 311.

[^20]:    *) Interfacing the SAB 80C517 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

