phyCARD-M

Hardware Manual

Document No.: L-750e_1

SBC Prod. No.: PCA-A-M1-xxx

CB Prod. No.: PBA-A-01

Edition: June 2010

In this manual are descriptions for copyrighted products that are not explicitly indicated as such. The absence of the trademark (TM) and copyright (©) symbols does not imply that a product is not protected. Additionally, registered patents and trademarks are similarly not expressly indicated in this manual.

The information in this document has been carefully checked and is believed to be entirely reliable. However, PHYTEC Messtechnik GmbH assumes no responsibility for any inaccuracies. PHYTEC Messtechnik GmbH neither gives any guarantee nor accepts any liability whatsoever for consequential damages resulting from the use of this manual or its associated product. PHYTEC Messtechnik GmbH reserves the right to alter the information contained herein without prior notification and accepts no responsibility for any damages which might result.

Additionally, PHYTEC Messtechnik GmbH offers no guarantee nor accepts any liability for damages arising from the improper usage or improper installation of the hardware or software. PHYTEC Messtechnik GmbH further reserves the right to alter the layout and/or design of the hardware without prior notification and accepts no liability for doing so.

© Copyright 2010 PHYTEC Messtechnik GmbH, D-55129 Mainz.

Rights - including those of translation, reprint, broadcast, photomechanical or similar reproduction and storage or processing in computer systems, in whole or in part - are reserved. No reproduction may occur without the express written consent from PHYTEC Messtechnik GmbH.

	EUROPE	NORTH AMERICA
Address:	PHYTEC Technologie Holding AG Robert-Koch-Str. 39 D-55129 Mainz GERMANY	203 Parfitt Way SW, Suite G100
Ordering Information:	+49 (800) 0749832 order@phytec.de	1 (800) 278-9913 sales@phytec.com
Technical Support:	+49 (6131) 9221-31 support@phytec.de	1 (800) 278-9913 support@phytec.com
Fax:	+49 (6131) 9221-33	1 (206) 780-9135
Web Site:	http://www.phytec.de	http://www.phytec.com

1st Edition June 2010

		Figures	
		Tables	
		ons, Abbreviations and Acronyms	
1		oduction	
	1.1	- · · · · · · · · · · · · · · · · · · ·	
	1.2	1 2	
2	1.3	Minimum Requirements to Operate the phyCARD-M	
3		Description ipers	
4		ver	
4	4.1	Primary System Power (VCC_3V3)	
	4.1	Standby Voltage (VBAT)	
	4.3	On-board Voltage Regulator (U1)	20 28
	4.4	Supply Voltage for external Logic	20 30
5		ver Management	
6		tem Configuration and Booting	
7	-	tem Memory	
•	·	DDR2-SDRAM (U8 - U11)	
		NAND Flash Memory (U13)	
	7.3	I ² C EEPROM (U6)	
		7.3.1 Setting the EEPROM Lower Address Bits (J1, J3, J4	
		7.3.2 EEPROM Write Protection Control (J16)	
	7.4	Memory Model	
8	SD	/ MMC Card Interfaces	42
9	Seri	ial Interfaces	44
	9.1	Universal Asynchronous Interface	45
	9.2	USB-OTG Interface	
	9.3	USB-Host Interface	47
	9.4	Ethernet Interface	48
		9.4.1 PHY Physical Layer Transceiver (U7)	
		9.4.2 MAC Address	
	9.5		
	9.6	SPI Interface	
	9.7	Synchronous Serial Interface (SSI)	
10		neral Purpose I/Os	
11		oug Interface (X1)	
12		DS Display Interface	
		Signal configuration (J22)	
10		2 LVDS Display Interface pixel mapping	
13	LVI	DS Camera Interface	60

	13.1 Signal configuration (J21)	60
14	Technical Specifications	
15	Component Placement Diagram	64
16	Hints for Handling the phyCARD-M	66
17	The phyCARD-M on the phyBase	67
	17.1 Concept of the phyBASE Board	68
	17.2 Overview of the phyBASE Peripherals	70
	17.2.1 Connectors and Pin Header	71
	17.2.2 Switches	72
	17.2.3 LEDs	76
	17.2.4 Jumpers	78
	17.3 Functional Components on the phyBASE Board	
	17.3.1 phyCARD-M SBC Connectivity (X27)	
	17.3.2 Power Supply (X28)	83
	17.3.3 RS-232 Connectivity (P1)	
	17.3.4 Ethernet Connectivity (X10)	88
	17.3.5 USB Host Connectivity (X7, X8, X9, X30, X33)	
	17.3.6 USB OTG Connectivity (X29)	
	17.3.7 Display / Touch Connectivity (X6, X32)	
	17.3.7.1 Display Data Connector (X6)	
	17.3.7.2 Display Power Connector (X32)	
	17.3.7.3 Touch Screen Connectivity	
	17.3.8 Camera Interface (X5)	
	17.3.9 Audio Interface (X1,X2,X3)	
	17.3.10 I ² C Connectivity	
	17.3.11 SPI Connectivity	
	17.3.12 User programmable GPIOs	
	17.3.13 Expansion connectors (X8A, X9A)	
	17.3.14 Security Digital Card/ MultiMedia Card (X26)	
	17.3.15 Boot Mode Selection (JP1)	
	17.3.16 System Reset Button (S1)	
	17.3.17 RTC at U3	
	17.3.18 PLD at U25	
	17.3.19 Carrier Board Physical Dimensions	
18	Revision History	
Ind	ex	116

Index of Figures

Figure 1:	Block Diagram of the phyCARD-M	10
Figure 2:	Top view of the phyCARD-M (controller side)	11
Figure 3:	Bottom view of the phyCARD-M (connector side)	12
Figure 4:	Pin-out of the phyCARD-Connector (top view, with section insert)	
Figure 5:	Typical jumper pad numbering scheme	22
Figure 6:	Jumper locations (top view)	23
Figure 7:	Jumper locations (bottom view)	24
Figure 8:	Power Supply Diagram	29
Figure 9:	JTAG interface at X1 (top view)	54
Figure 10:	JTAG interface at X1 (bottom view)	55
Figure 11:	Physical dimensions	61
Figure 12:	phyCARD-M component placement (top view)	64
Figure 13:	phyCARD-M component placement (bottom view)	65
Figure 14:	phyBASE (phyCARD-M Carrier Board)	69
Figure 15:	phyBASE Overview of Connectors, LEDs and Buttons	70
Figure 16:	Typical jumper numbering scheme	78
Figure 17:	phyBASE jumper locations	79
Figure 18:	phyCARD-M SBC Connectivity to the Carrier Board	82
Figure 19:	Power adapter	83
Figure 20:	Connecting the Supply Voltage at X28	84
Figure 21:	UART1 connection interface at connector P1	86
Figure 22:	UART1 connector P1 signal description	87
Figure 23:	Ethernet interface at connector X10	88
Figure 24:	USB host interface at connector X7, X30, X33	89
Figure 25:	USB OTG interface at connector X29	91
Figure 26:	Universal LVDS interface at connector X6	92

phyCARD-M [PCA-A-M1-xxx]

Figure 27:	Camera interface at connectors X5	99
Figure 28:	Audio interface at connectors X1,X2,X3	101
Figure 29:	Expansion connector X8A, X9A	105
Figure 30:	SD Card interface at connector X26	108
Figure 31:	Boot Mode Selection Jumper JP1	109
Figure 32:	System Reset Button S1	111
Figure 33:	Carrier Board Physical Dimensions	114

Index of Tables

Table 1:	Abbreviations and Acronyms used in this Manual	2
Table 2:	X-Arc Bus Pin-out	17
Table 3:	Pin-out of the phyCARD-Connector X2	21
Table 4:	Jumper settings	26
Table 5:	Power Management Pins	31
Table 6:	Power States	32
Table 7:	Power management jumpers J2 and J9	33
Table 8:	Boot Modes of i.MX35 module	35
Table 9:	Further Boot Configuration Pins	36
Table 10:	Compatible NAND Flash devices	39
Table 11:	U6 EEPROM I2C address via J1, J3, and J4	40
Table 12:	EEPROM write protection states via J16	41
Table 13:	Location of SD/ MMC Card interface signals	42
Table 14:	Location of the UART signals	45
Table 15:	Location of the USB-OTG signals	46
Table 16:	Location of the USB-Host signals	47
Table 17:	Location of the Ethernet signals	48
Table 18:	Fast Ethernet controller memory map	49
Table 19:	I ² C Interface Signal Location	50
Table 20:	SPI Interface Signal Location	51
Table 21:	SSI Interface Signal Location	52
Table 22:	Location of GPIO and IRQ pins	53
Table 23:	JTAG connector X1 signal assignment	56
Table 24:	Display Interface Signal Location	57
Table 25:	Pixel mapping of 18-bit LVDS display interface	58
Table 26:	Pixel mapping of 24-bit LVDS display interface	59

phyCARD-M [PCA-A-M1-xxx]

Table 27:	Camera Interface Signal Location	60
Table 28:	phyBASE Connectors and Pin Headers	71
Table 29:	phyBASE push buttons descriptions	72
Table 30:	phyBASE DIP-Switch S3 descriptions	75
Table 31:	phyBASE LEDs descriptions	76
Table 32:	phyBASE jumper descriptions	81
Table 33:	LEDs assembled on the Carrier Board	84
Table 34:	Distribution of the USB hub's (U4) ports	90
Table 35:	Universal USB pin header X33 signal description	90
Table 36:	Display data connector signal description	94
Table 37:	SPI and GPIO connector selection	95
Table 38:	LVDS power connector X32 signal description	96
Table 39:	Selection of the touch screen controller	97
Table 40:	PHYTEC camera connector X5	100
Table 41:	Selection of the audio codec	102
Table 42:	I ² C connectivity	102
Table 43:	I ² C addresses in use	103
Table 44:	SPI connector selection	104
Table 45:	SPI and GPIO connector selection	106
Table 46:	PHYTEC expansion connector X8A, X9A	107

Conventions, Abbreviations and Acronyms

This hardware manual describes the PCA-A-M1 Single Board Computer in the following referred to as phyCARD-M. The manual specifies the phyCARD-M's design and function. Precise specifications for the Freescale i.MX35 microcontrollers can be found in the enclosed microcontroller Data Sheet/User's Manual.

Conventions

The conventions used in this manual are as follows:

- Signals that are preceded by a "n", "/", or "#"character (e.g.: nRD, /RD, or #RD), or that have a dash on top of the signal name (e.g.: RD) are designated as active low signals. That is, their active state is when they are driven low, or are driving low.
- A "0" indicates a logic zero or low-level signal, while a "1" represents a logic one or high-level signal.
- Tables which describe jumper settings show the default position in **bold**, **blue text**.
- Text in *blue italic* indicates a hyperlink within, or external to the document. Click these links to quickly jump to the applicable URL, part, chapter, table, or figure.
- References made to the *phyCARD-Connector* always refer to the high density molex connector on the undersides of the phyCARD-M Single Board Computer.

Abbreviations and Acronyms

Many acronyms and abbreviations are used throughout this manual. Use the table below to navigate unfamiliar terms used in this document.

Abbreviation	Definition
BSP	Board Support Package (Software delivered with the
	Development Kit including an operating system
	(Windows, or Linux) preinstalled on the module and
	Development Tools).
GPIO	General purpose input and output.

GPI	General purpose input.					
GPO	General purpose output.					
Sx	User button Sx (e.g. S1, S2, etc.) used in reference to					
	the available user buttons, or DIP-Switches on the					
	Carrier Board.					
Sx_y	Switch y of DIP-Switch Sx; used in reference to the					
	DIP-Switch on the Carrier Board.					
СВ	Carrier Board; used in reference to the phyBASE					
	Development Kit Carrier Board.					
DFF	D flip-flop.					
EMB	External memory bus.					
EMI	Electromagnetic Interference.					
IRAM	Internal RAM; the internal static RAM on the					
	Freescale i.MX35 microcontroller.					
J	Solder jumper; these types of jumpers require solder					
	equipment to remove and place.					
JP	Solderless jumper; these types of jumpers can be					
	removed and placed by hand with no special tools.					
PCB	Printed circuit board.					
POR	Power-on reset					
RTC	Real-time clock.					
SMT	Surface mount technology.					
SBC	Single Board Computer; used in reference to the					
	PCA-A-M1 /phyCARD-A-M1 Single Board					
	Computer					
VBAT	SBC standby voltage input					

Table 1: Abbreviations and Acronyms used in this Manual

Note: The BSP delivered with the phyCARD-M usually includes drivers and/or software for controlling all components such as interfaces, memory, etc.. Therefore programming close to hardware at register level is not necessary in most cases. For this reason, this manual contains no detailed description of the controller's registers, or information relevant for software development. Please refer to the i.MX35 Reference Manual, if such information is needed to connect customer designed applications.

Preface

As a member of PHYTEC's new phyCARD product family the phyCARD-M is one of a series of PHYTEC Single Board Computers (SBCs) that can be populated with different controllers and, hence, offers various functions and configurations. PHYTEC supports a variety of 8-/16- and 32-bit controllers in two ways:

- (1) as the basis for Rapid Development Kits which serve as a reference and evaluation platform
- (2) as insert-ready, fully functional phyCARD OEM modules, which can be embedded directly into the user's peripheral hardware design.

Implementation of an OEM-able SBC subassembly as the "core" of your embedded design allows you to focus on hardware peripherals and firmware without expending resources to "re-invent" microcontroller circuitry. Furthermore, much of the value of the phyCARD module lies in its layout and test.

PHYTEC's new phyCARD product family consists of a series of extremely compact embedded control engines featuring various processing performance classes while using the newly developed X-Arc embedded bus standard. The standardized connector footprint and pin assignment of the X-Arc bus makes this new SBC generation extremely scalable and flexible. This also allows to use the same carrier board to create different applications depending on the required processing power. With this new SBC concept it is possible to design entire embedded product families around vastly different processor performances while optimizing overall system cost. In addition, future advances in processor technology are already considered with this new embedded bus standard making product upgrades very easy. Another major advantage is the forgone risk of potential system hardware redesign steps caused by processor or other critical component discontinuation. Just use one of PHYTEC's other phyCARD SBCs

thereby ensuring an extended product life cycle of your embedded application.


Production-ready Board Support Packages (BSPs) and Design Services for our hardware will further reduce your development time and risk and allow you to focus on your product expertise. Take advantage of PHYTEC products to shorten time-to-market, reduce development costs, and avoid substantial design issues and risks. With this new innovative full system solution you will be able to bring your new ideas to market in the most timely and cost-efficient manner.

For more information go to:

http://www.phytec.com/services/

Ordering Information

The part numbering of the phyCARD has the following structure:



Assembly options (depending on model)

In order to receive product specific information on changes and updates in the best way also in the future, we recommend to register at http://www.phytec.de/de/support/registrierung.html

You can also get technical support and additional information concerning your product.

The support section of our web site provides product specific information, such as errata sheets, application notes, FAQs, etc.

http://www.phytec.de/de/support/faq/faq-phyCARD-M.html

Declaration of Electro Magnetic Conformity of the PHYTEC phyCARD-M



PHYTEC Single Board Computers (henceforth products) are designed for installation in electrical appliances or as dedicated Evaluation Boards (i.e.: for use as a test and prototype platform for hardware/software development) in laboratory environments.

Caution:

PHYTEC products lacking protective enclosures are subject to damage by ESD and, hence, may only be unpacked, handled or operated in environments in which sufficient precautionary measures have been taken in respect to ESD-dangers. It is also necessary that only appropriately trained personnel (such as electricians, technicians and engineers) handle and/or operate these products. Moreover, PHYTEC products should not be operated without protection circuitry if connections to the product's pin header rows are longer than 3 m.

PHYTEC products fulfill the norms of the European Union's Directive for Electro Magnetic Conformity only in accordance to the descriptions and rules of usage indicated in this hardware manual (particularly in respect to the pin header row connectors, power connector and serial interface to a host-PC).

Implementation of PHYTEC products into target devices, as well as user modifications and extensions of PHYTEC products, is subject to renewed establishment of conformity to, and certification of, Electro Magnetic Directives. Users should ensure conformance following any modifications to the products as well as implementation of the products into target systems.

1 Introduction

The phyCARD-M belongs to PHYTEC's phyCARD Single Board Computer module family. The phyCARD SBCs represent the continuous development of PHYTEC Single Board Computer technology. Like its mini-, micro- and nanoMODUL predecessors, the phyCARD boards integrate all core elements of a microcontroller system on a subminiature board and are designed in a manner that ensures their easy expansion and embedding in peripheral hardware developments.

PHYTEC's phyCARD family introduces the newly developed X-Arc embedded bus standard. Apart from processor performance, a large number of embedded solutions require a corresponding number of standard interfaces. Among these process interfaces are for example Ethernet, USB, UART, SPI, I²C, audio, display and camera connectivity. The X-Arc bus exactly meets this requirement. As well the location of the commonly used interfaces as the mechanical specifications are clearly defined. All interface signals of PHYTEC's new X-Arc bus are available on a single, 100-pin, high-density pitch (0.635 mm) connector, allowing the phyCARDs to be plugged like a "big chip" into a target application. The reduced complexity of the phyCARD SBC as well as the smaller number of interface signals greatly simplifies the SBC carrier board design helping you to reduce your time-to-market.

As independent research indicates that approximately 70 % of all EMI (Electro Magnetic Interference) problems stem from insufficient supply voltage grounding of electronic components in high frequency environments approximately 20 % of all pin header connectors on the X-Arc bus are dedicated to Ground. This improves EMI and EMC characteristics and makes it easier to design complex applications meeting EMI and EMC guidelines using phyCARD boards even in high noise environments.

phyCARD boards achieve their small size through modern SMD technology and multi-layer design. In accordance with the complexity of the module, 0402-packaged SMD components and laser-drilled microvias are used on the boards, providing phyCARD users with access to this cutting edge miniaturization technology for integration into their own design.

The phyCARD-M is a subminiature (60 x 60 mm) insert-ready Single Board Computer populated with the Freescale i.MX35 microcontroller. Its universal design enables its insertion in a wide range of embedded applications.

Precise specifications for the controller populating the board can be found in the applicable controller Reference Manual or datasheet. The descriptions in this manual are based on the Freescale i.MX35. No description of compatible microcontroller derivative functions is included, as such functions are not relevant for the basic functioning of the phyCARD-M.

The phyCARD-M offers the following features:

- Subminiature Single Board Computer (60 x 60 mm) achieved through modern SMD technology
- Populated with the Freescale i.MX35 microcontroller (BGA400 packaging)
- Improved interference safety achieved through multi-layer PCB technology and dedicated ground pins
- X-Arc bus including commonly used interfaces such as Ethernet, USB, UART, SPI, I²C, audio, display and camera connectivity (both LVDS) available at one 100-pin high-density (0.635 mm) Molex connector, enabling the phyCARD-M to be plugged like a "big chip" into target application
- Max. 532 MHz core clock frequency
- Boot from NAND Flash
- 128 MByte (up to 1 GByte) on-board NAND Flash¹
- 32 MByte (up to 256 MByte) DDR 2 SDRAM on-board
- 4KB (up to 32kB) I²C EEPROM

_

¹ Please contact PHYTEC for more information about additional module configurations.

- Serial interface with 4 lines (TTL) allowing simple hardware handshake
- High-Speed USB OTG transceiver
- High-Speed USB HOST transceiver
- Auto HDX/FDX 10/100MBit Ethernet interface, with HP Auto MDI/MDI-X support
- Single supply voltage of 3.3V (max. 600mA) with on-board power management
- All controller required supplies generated on board
- 4 Channel LVDS (18Bit) LCD-Interface
- Support of standard 20 pin debug interface through JTAG connector
- One I²C interfaces
- One SPI interfaces
- SD/MMC card interface with DMA
- SSI Interface (AC97)
- Optional LVDS Camera Interface¹
- 3 GPIO/IRQ ports
- 2 Power State outputs to support applications requiring a power management
- 1 Wake Up input

1.1 Block Diagram




Figure 1: Block Diagram of the phyCARD-M

1.2 View of the phyCARD-M




Figure 2: Top view of the phyCARD-M (controller side)




Figure 3: Bottom view of the phyCARD-M (connector side)

1.3 Minimum Requirements to Operate the phyCARD-M

Basic operation of the phyCARD-M only requires supply of a +3V3 input voltage with 600 mA load and the corresponding GND connection.

These supply pins are located at the phyCARD-Connector X2:

VDD_3V3_IN: X2 1A, 2A, 3A, 1B, 2B, 3B

Connect all +3.3V VCC input pins to your power supply and at least the matching number of GND pins.

Corresponding GND: X2 4A, 8A, 13A, 4B, 8B, 13B

Please refer to *section 2* for information on additional GND Pins located at the phyCARD-Connector X2

Caution:

We recommend connecting all available +3V3 input pins to the power supply system on a custom carrier board housing the phyCARD-M and at least the matching number of GND pins neighboring the +3V3 pins.

In addition, proper implementation of the phyCARD-M module into a target application also requires connecting all GND pins neighboring signals that are being used in the application circuitry.

Please refer to section 4 for more information.

2 Pin Description

Please note that all module connections are not to exceed their expressed maximum voltage or current. Maximum signal input values are indicated in the corresponding controller manuals/data sheets. As damage from improper connections varies according to use and application, it is the user's responsibility to take appropriate safety measures to ensure that the module connections are protected from overloading through connected peripherals.

As *Figure 4* indicates, all X-Arc bus signals extend to one surface mount technology (SMT) connector (0.635 mm) lining on side of the module (referred to as phyCARD-Connector). This allows the phyCARD-M to be plugged into any target application like a "big chip".

The numbering scheme for the phyCARD-Connector is based on a two dimensional matrix in which column positions are identified by a letter and row position by a number. Pin 1A, for example, is always located in the upper left hand corner of the matrix. The pin numbering values increase moving down on the board. Lettering of the pin connector rows progresses alphabetically from left to right (refer to *Figure 4*).

The numbered matrix can be aligned with the phyCARD-M (viewed from above; phyCARD-Connector pointing down) or with the socket of the corresponding phyCARD Carrier Board/user target circuitry. The upper left-hand corner of the numbered matrix (pin 1A) is thus covered with the corner of the phyCARD-M marked with a triangle. The numbering scheme is always in relation to the PCB as viewed from above, even if all connector contacts extend to the bottom of the module.

The numbering scheme is thus consistent for both the module's phyCARD-Connector as well as the mating connector on the

phyBASE Carrier Board or target hardware, thereby considerably reducing the risk of pin identification errors.

Since the pins are exactly defined according to the numbered matrix previously described, the phyCARD-Connector is usually assigned a single designator for its position (X1 for example). In this manner the phyCARD-Connector comprises a single, logical unit regardless of the fact that it could consist of more than one physical socketed connector.

The following figure illustrates the numbered matrix system. It shows a phyCARD-M with SMT phyCARD-Connectors on its underside (defined as dotted lines) mounted on a Carrier Board. In order to facilitate understanding of the pin assignment scheme, the diagram presents a cross-view of the phyCARD-module showing these phyCARD-Connectors mounted on the underside of the module's PCB.




Figure 4: Pin-out of the phyCARD-Connector (top view, with cross section insert)

Table 2 shows the Pin-out of the X-Arc bus with the functional grouping of the signals, while *Table 3* provides an overview of the Pin-out of the phyCARD-Connector with signal names and descriptions specific to the phyCARD-M. It also provides the appropriate signal level interface voltages listed in the SL (Signal Level) column and the signal direction.

The Freescale i.MX35 is a multi-voltage operated microcontroller and as such special attention should be paid to the interface voltage levels to avoid unintentional damage to the microcontroller and other onboard components. Please refer to the *Freescale i.MX35 Reference Manual* for details on the functions and features of controller signals and port pins.

							_
	I/O	Signal	Pin	Pin	Signal	I/O	
≥ [In	VCC	1A	1B	VCC	In) လ
Supply	In	VCC	2A	2B	VCC	In	Supply
ر ا	In	VCC	3A	3B	VCC	In	J ≷
	In	GND	4A	4B	GND	In	
	Out	VCC_LOGIC	5A	5B	VCC_LOGIC	Out	
	-	FEEDBACK	6A	6B	VSTBY	In	
	In	nRESET_IN	7A	7B	nRESET_OUT	Out	
	-	GND	8A	8B	GND	-	`
(Out	LVDS_TX0+	9A	9B	LVDS_TX1+	Out	
	Out	LVDS_TX0-	10A	10B	LVDS_TX1-	Out	Display
a s	Out	LVDS_TX2+	11A	11B	LVDS_TX3+	Out	(jaj
Display	Out	LVDS_TX2-	12A	12B	LVDS_TX3-	Out	
ä	-	GND	13A	13B	GND		·
	Out	LVDS_TXCLK+	14A	14B	LVDS_CAM_RX+	In	Ca
(Out	LVDS_TXCLK-	15A	15B	LVDS_CAM_RX-	In	}
Camera -{	Out	LVDS_CAM_MCLK	16A	16B	LVDS_CAM_nLOCK	Out] 🖁
l²C -{		_ I2C_CLK	17A	17B	I2C_DATA		Camera ² C
	-	GND	18A	18B	GND	-	
Ethernet	Out	ETH_SPEED	19A	19B	ETH_LINK	Out	Ethernet
<u> </u>	Out	ETH_TX+	20A	20B	ETH_RX+	In	} <u>ब</u>
	Out	ETH_TX-	21A	21B	ETH_RX-	In	J ne
_	-	GND	22A	22B	GND	-	
(Out	USB_OTG_PWR1	23A	23B	USB_PWR2	Out]
(D	In	USB_OTG_OC1	24A	24B	USB_OC2	In	USB Host
USB OTG	-	GND	25A	25B	GND	-	
° {	Bi	USB_OTG_VBUS1	26A	26B	nSuspend_to_RAM	Out	
S	Bi	USB_OTG_D1-	27A	27B	USB_D2-	Bi]
⊃	Bi	USB_OTG_D1+	28A	28B	USB_D2+	Bi	USB Host
(In	USB_OTG_UID1	29A	29B	nPower_off	Out	
•	-	GND	30A	30B	GND	-	
9 (Bi	SDIO_D0	31A	31B	SDIO_D1	Bi) S
SD/MMC	Bi	SDIO_D2	32A	32B	SDIO_D3	Bi	SD/MMC
Ö	Out	SDIO_CLK	33A	33B	SDIO_CMD	Bi	₹
o, c	-	GND	34A	34B	GND	_	<i>J</i> ()
ſ	Out	SPI CS0	35A	35B	SPI_CS1	Out)
SP {	In	SPI_RDY	36A	36B	SPI_MOSI	Out	SP SP
S	Out	SPI CLK	37A	37B	SPI_MISO	In	_ =
	-	GND		38B	GND	_)
٢	Out	UART_TXD	39A	39B	UART_RXD	In]
UART {	In	UART_RTS	40A	40B	UART_CTS	Out	} UART
_	-	GND	41A	41B	GND	-	, <u> </u>
AC97/HDA	Bi	HDA_SEL/AC97_INT	42A	42B	AC97/HDA_BIT_CLK	Bi	AC97/HDA
	Out	AC97/HDA_SDATA_OUT	43A	43B	AC97/HDA_SYNC	Out	J 97
262	In	AC97/HDA_SDATA_IN	44A	44B	AC97/HDA_nRESET	Out	王
AC	-	GND	45A	45B	GND	-	Ä
٢	Bi	GPIO0/IRQ	46A	46B	SDIO_CD	In	} SD/MMC
GPIO	Bi	GPIO2/IRQ/PWM	47A	47B	GPIO1/IRQ	Bi	- GPIO
Ĺ	In	nWKUP	48A	48B	for internal use only	Bi	, 0, 10
	-	GND	49A	49B	GND	- -	
Boot Opt{	In	CONFIG0	50A	50B	CONFIG1	ln	} Boot Opt.

Table 2: X-Arc Bus Pin-out

Note:

SL is short for Signal Level (V) and is the applicable logic level to interface a given pin.

Those pins marked as "N/A" have a range of applicable values that constitute proper operation.

Please refer to the phyCARD Design-In Guide (LAN-051) for layout recommendations and example circuitry.

	Pin Row X2A					
Pin#	Signal	I/O	SL	Description		
1A	VDD_3V3_IN	I	Power	3.3V Primary Voltage Supply Input		
2A	VDD_3V3_IN	I	Power	3.3V Primary Voltage Supply Input		
3A	VDD_3V3_IN	I	Power	3.3V Primary Voltage Supply Input		
4A	GND	-	-	Ground 0V		
5A	VDD_3V3_IN	О	VDD_3V3	VCC Logic Output		
6A	VCC_FEEDBACK	О	-	Feedback Output to indicate the supply voltage required (3V3 or 5V)		
7A	X_MASTER_RESET	I	VDD_3V3	Active low Reset In		
8A	GND	-	-	Ground 0V		
9A	X_TXOUT0+	О	LVDS	LVDS Chanel 0 positive Output		
10A	X_TXOUT0-	О	LVDS	LVDS Chanel 0 negative Output		
11A	X_TXOUT2+	О	LVDS	LVDS Chanel 2 positive Output		
12A	X_TXOUT2-	О	LVDS	LVDS Chanel 2 negative Output		
13A	GND	-	-	Ground 0V		
14A	X_TXCLKOUT+	О	LVDS	LVDS Clock positive Output		
15A	X_TXCLKOUT-	О	LVDS	LVDS Clock negative output		
16A	X_CSI_MCLK	О	VDD_3V3	Clock Output for Camera Interface		
17A	X_I2C3_SCL	О	VDD_3V3	I2C Clock Output		
18A	GND	=.	-	Ground 0V		
19A	X_ETH_SPEED	О	VDD_3V3	Ethernet Speed Indicator (Open Drain)		
20A	X_ETH_TX+	O (I)	ETH	Transmit positive output (normal) Receive positive input (reversed)		
21A	X_ETH_TX-	O (I)	ETH	Transmit negative output (normal) Receive negative input (reversed)		
22A	GND	-	-	Ground 0V		
23A	X_USBOTG_PWR	О	VDD_3V3	USB-OTG Power switch output open drain		
24A	X_USBOTG_OC	I	VDD_3V3	USB-OTG over current input signal		
25A	GND	-	-	Ground 0V		

26A X_USBPHY1_VBUS I 5V USB VBUS Voltage 27A X_USBPHY1_DM I/O USB USB transceiver cable interface, D- 28A X_USBPHY1_DP I/O USB USB transceiver cable interface, D+ 29A X_USBPHY1_UID I USB on the go transceiver cable ID resistor connection 30A GND - 0 Ground 0V 31A X_SD1_DATA0 I/O VDD_3V3 SD/MMC Data line both in 1-bit and 4-bit mode 32A X_SD1_DATA2 I/O VDD_3V3 SD/MMC Clock for MMC/SD/SDIO 34A GND - Ground 0V 35A X_CSPI1_SS0 O VDD_3V3 SPI 1 Chip select 0 36A X_CSPI1_SPI_RDY O VDD_3V3 SPI 1 SPI data ready in Master mode 37A X_CSPI1_SPLRDY O VDD_3V3 SPI 1 clock 38A GND - Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3					
28A X_USBPHY1_DP I/O USB USB transceiver cable interface, D+ 29A X_USBPHY1_UID I USB on the go transceiver cable ID resistor connection 30A GND - 0 Ground 0V 31A X_SD1_DATA0 I/O VDD_3V3 SD/MMC Data line both in 1-bit and 4-bit mode 32A X_SD1_DATA2 I/O VDD_3V3 SD/MMC Clock for MMC/SD/SDIO 34A GND - - Ground 0V 35A X_CSPI1_SS0 O VDD_3V3 SPI 1 Chip select 0 36A X_CSPI1_SPI_RDY O VDD_3V3 SPI 1 SPI data ready in Master mode 37A X_CSPI1_SCLK O VDD_3V3 SPI 1 clock 38A GND - - Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND - - Ground 0V 42A X_AC97_INT I/O VDD_3V	26A	X_USBPHY1_VBUS	I	5V	USB VBUS Voltage
29A X_USBPHY1_UID I USB on the go transceiver cable ID resistor connection	27A	X_USBPHY1_DM	I/O	USB	USB transceiver cable interface, D-
resistor connection	28A	X_USBPHY1_DP	I/O	USB	USB transceiver cable interface, D+
31A X_SD1_DATA0	29A	X_USBPHY1_UID	I		
Mode Mode	30A	GND	1	0	Ground 0V
mode	31A	X_SD1_DATA0	I/O	VDD_3V3	
34A GND Ground 0V 35A X_CSPI1_SS0 O VDD_3V3 SPI 1 Chip select 0 36A X_CSPI1_SPL_RDY O VDD_3V3 SPI 1 SPI data ready in Master mode 37A X_CSPI1_SCLK O VDD_3V3 SPI 1 clock 38A GND Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND Ground 0V 46A X_GPI01_1 I/O VDD_3V3 GPI00 (μC port GPI01_1 at L16) 47A X_GPI02_7 I/O VDD_3V3 GPI00 (μC port GPI02_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPI03_0 at R4; PMIC port 'Power On 2') 49A GND Ground 0V	32A	X_SD1_DATA2	I/O	VDD_3V3	
35A X_CSPI1_SSO O VDD_3V3 SPI 1 Chip select 0	33A	X_SD1_CLK	0	VDD_3V3	SD/MMC Clock for MMC/SD/SDIO
36A X_CSPI1_SPI_RDY O VDD_3V3 SPI 1 SPI data ready in Master mode 37A X_CSPI1_SCLK O VDD_3V3 SPI 1 clock 38A GND - Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND - Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - - Ground 0V	34A	GND	1	-	Ground 0V
37A X_CSPI1_SCLK O VDD_3V3 SPI 1 clock 38A GND Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND Ground 0V 46A X_GPI01_1 I/O VDD_3V3 GPI00 (μC port GPI01_1 at L16) 47A X_GPI02_7 I/O VDD_3V3 GPI02 (μC port GPI02_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPI03_0 at R4; PMIC port 'Power On 2') 49A GND Ground 0V	35A	X_CSPI1_SS0	О	VDD_3V3	SPI 1 Chip select 0
38A GND Ground 0V 39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND Ground 0V	36A	X_CSPI1_SPI_RDY	О	VDD_3V3	SPI 1 SPI data ready in Master mode
39A X_UART1_TXD O VDD_3V3 Serial transmit signal UART 1 40A X_UART1_RTS O VDD_3V3 Request to send UART 1 41A GND - Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - - Ground 0V	37A	X_CSPI1_SCLK	О	VDD_3V3	SPI 1 clock
40A X_UART1_RTS	38A	GND	-	-	Ground 0V
41A GND Ground 0V 42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	39A	X_UART1_TXD	О	VDD_3V3	Serial transmit signal UART 1
42A X_AC97_INT I/O VDD_3V3 AC97 Interrupt Input 43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	40A	X_UART1_RTS	О	VDD_3V3	Request to send UART 1
43A X_STXD4 O VDD_3V3 AC97 Transmit Output 44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	41A	GND	-	-	Ground 0V
44A X_SRXD4 I VDD_3V3 AC97 Receive Input 45A GND - Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	42A	X_AC97_INT	I/O	VDD_3V3	AC97 Interrupt Input
45A GND Ground 0V 46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND Ground 0V	43A	X_STXD4	О	VDD_3V3	AC97 Transmit Output
46A X_GPIO1_1 I/O VDD_3V3 GPIO0 (μC port GPIO1_1 at L16) 47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	44A	X_SRXD4	I	VDD_3V3	AC97 Receive Input
47A X_GPIO2_7 I/O VDD_3V3 GPIO2 (μC port GPIO2_7 at T7) 48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	45A	GND	-	-	Ground 0V
48A X_WKUP I VDD_3V3 Wakeup Interrupt Input (μC port GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	46A	X_GPIO1_1	I/O	VDD_3V3	GPIO0 (μC port GPIO1_1 at L16)
GPIO3_0 at R4; PMIC port 'Power On 2') 49A GND - Ground 0V	47A	X_GPIO2_7	I/O	VDD_3V3	GPIO2 (μC port GPIO2_7 at T7)
	48A	X_WKUP	I	VDD_3V3	1 1 1 1
50A X_BOOT0 I VDD_3V3 Boot-Mode Input 0	49A	GND	-	-	Ground 0V
	50A	X_BOOT0	I	VDD_3V3	Boot-Mode Input 0

	PIN ROW X2B						
PIN#	SIGNAL	I/O	SL	DESCRIPTION			
1B	VDD_3V3_IN	-	Power	3.3V Primary Voltage Supply Input			
2B	VDD_3V3_IN	-	Power	3.3V Primary Voltage Supply Input			
3B	VDD_3V3_IN	-	Power	3.3V Primary Voltage Supply Input			
4B	GND	-	-	Ground 0V			
5B	VDD_3V3_IN	О	VDD_3V3	VCC Logic Output			
6B	VBAT	-	Power	Standby Voltage Input			
7B	RESET_PER	-	VDD_3V3	Active low Reset output			
8B	GND	-	-	Ground 0V			
9B	X_TXOUT1+	О	LVDS	LVDS Chanel 0 positive Output			
10B	X_TXOUT1-	0	LVDS	LVDS Chanel 0 negative Output			
11B	X_TXOUT3+	0	LVDS	LVDS Chanel 3 positive Output			
12B	X_TXOUT3-	О	LVDS	LVDS Chanel 3 negative Output			
13B	GND	-	-	Ground 0V			
14B	X_RXIN+	О	LVDS	LVDS Receive positive Input for Camera			
15B	X_RXIN-	О	LVDS	LVDS Receive negative Input for Camera			
16B	X_LOCK	О	VDD_3V3	Lock Output for Camera Interface			
17B	X_I2C3_SDA	I/O	VDD_3V3	I2C Data			
18B	GND	-	-	Ground 0V			
19B	X_ETH_LINK	0	VDD_3V3	Ethernet Speed Indicator (Open Drain)			
20B	X_ETH_RX+	I (O)	ЕТН	Receive positive input (normal) Transmit positive output (reversed)			
21B	X_ETH_RX-	I (O)	ETH	Receive negative input (normal) Transmit negative output (reversed)			
22B	GND	-	-	Ground 0V			
23B	X_USB_ PRW2	О	VDD_3V3	USB-HOST Power switch output open drain			
24B	X_USB_OC2	I	VDD_3V3	USB-HOST over current input signal			
25B	GND	-	-	Ground 0V			
26B	nSuspend_to_RAM	OC	VDD_3V3	Suspend to RAM Open Collector Output (µC port GPIO2_29 at V2)			
27B	X_USB_DM2	I/O	USB	USB HOST transceiver cable interface, D-			
28B	X_USB_DP2	I/O	USB	USB HOST transceiver cable interface, D+			
29B	nPower_off	OC	VDD_3V3	Power Off Open Collector Output (μC port GPIO2_30 at T5)			

				-		
30B	GND	-	-	Ground 0V		
31B	X_SD1_DATA1	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode		
32B	X_SD1_DATA3	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode		
33B	X_SD1_CMD	О	VDD_3V3	SD/MMC Command for MMC/SD/SDIO		
34B	GND	-	-	Ground 0V		
35B	X_CSPI1_SS1	0	VDD_3V3	SPI 1 Chip select 1		
36B	X_CSPI1_MOSI	I/O	VDD_3V3	SPI 1 Master data out; slave data in		
37B	X_CSPI1_MISO	I/O	VDD_3V3	SPI 1 Master data in; slave data out		
38B	GND	ı	-	Ground 0V		
39B	X_UART1_RXD	I	VDD_3V3	Serial data receive signal UART 1		
40B	X_UART1_CTS	I	VDD_3V3	Clear to send UART 1		
41B	GND	1	-	Ground 0V		
42B	X_SCK4	I	VDD_3V3	AC97 Clock		
43B	X_STXFS4	0	VDD_3V3	AC97 SYNC		
44B	X_AC97_nRESET	0	VDD_3V3	AC97 Reset		
45B	GND	ı	-	Ground 0V		
46B	X_SDIO_CD	I	VDD_3V3	SD/MMC Card Detect for MMC/SD/SDIO		
47B	GPIO2_23	I/O	VDD_3V3	GPIO1 (μC port GPIO2_23 at V3)		
48B	X_OWIRE	-	VDD_3V3	Hardware Introspection Interface for internal use only		
49B	GND	-	-	Ground 0V		
50B	X_BOOT1	I	VDD_3V3	Boot-Mode Input 1		

Table 3: Pin-out of the phyCARD-Connector X2


3 Jumpers

For configuration purposes, the phyCARD-M has 25 solder jumpers, some of which have been installed prior to delivery. *Figure 5* illustrates the numbering of the solder jumper pads, while *Figure 6* and *Figure 7* indicate the location of the solder jumpers on the board. 12 solder jumpers are located on the top side of the module (opposite side of connectors) and 12 solder jumpers are located on the bottom side of the module (connector side). *Table 4* below provides a functional summary of the solder jumpers which can be changed to adapt the phyCARD-M to your needs. It shows their default positions, and possible alternative positions and functions. A detailed description of each solder jumper can be found in the applicable chapter listed in the table.

Note:

Jumpers not listed should not be changed as they are installed with regard to the configuration of the phyCARD-M.

Figure 5: Typical jumper pad numbering scheme



If manual jumper modification is required please ensure that the board as well as surrounding components and sockets remain undamaged while de-soldering. Overheating the board can cause the solder pads to loosen, rendering the module inoperable. Carefully heat neighboring connections in pairs. After a few alternations, components can be removed with the solder-iron tip. Alternatively, a hot air gun can be used to heat and loosen the bonds.

Please pay special attention to the "TYPE" column to ensure you are using the correct type of jumper (0 Ohms, 10k Ohms, etc...). The jumpers are either 0805 package or 0402 package with a 1/8W or better power rating.




Figure 6: Jumper locations (top view)




Figure 7: Jumper locations (bottom view)

The jumpers (J = solder jumper) have the following functions:

Jumper	Description	Type	Chapter
J4, J1, J3	J4, J1 and J3 define the slave addresses (A0 toA2) of the serial memory U6 on the I ² C2 bus. In the highnibble of the address, I ² C memory devices have the	0R (0402	
oll 2+2	slave ID 0xA. The low-nibble is build from A2, A1, A0, and the R/W bit)	
all 2+3	$A0 = 0, A1 = 1, A2 = 0, \Rightarrow 0x4 / 0x5 (W/R)$		7.3.1
	are selected as the low-nibble of the EEPROM's address		
other	please refer to Table 11 to find alternative		
settings	addresses resulting from other combinations of jumpers J1, J3, and J4		
J16	J16 connects pin 7 of the serial memory at U6 to GND.	0R	
	On many memory devices pin 7 enables/disables the activation of a write protect function.	(0402	
	It is not guaranteed that the standard serial memory)	
	populating the phyCARD-M will have this write		7.3.2
	protection function. Please refer to the corresponding memory data sheet		7.3.2
	for more detailed information.		
open	EEPROM U6 is write protected		
closed	EEPROM U6 is not write protected		
J2	J2 selects, if the fuse voltage VDD_FUSE is available only if the primary voltage VDD_3V3_IN is supplied, or if it is also available when only VBAT is supplied.	0R (0402)	
1+2	Fuse voltage VDD_FUSE is not available		
	if VBAT is the only voltage source		
2+3	Fuse voltage VDD_Fuse is also available		
	when VBAT is the only voltage source		
J9	J9 selects, if the 2.775V voltage rail is available only if the primary voltage VDD_3V3_IN is supplied, or if it is	0R	
	also available when only VBAT is supplied.	(0805	
1+2	2.775V voltage rail is not available if		
	VBAT is the only voltage source		
2+3	\mathcal{E}		
	VBAT is the only voltage source		

Jumper	Description	Type	Chapter
J13	J13 allows to attach a programming voltage to the IC	0R	
	Identification Module (IIM) for programming	(0402	
	and/or overriding identification and control	`)	
	information stored in on-chip fuse elements.		7.3.2
open	VDD_FUSE not connected		
closed	Only close Jumper when burning of fuses		
	is required		
J21	J21 selects rising, or falling edge strobe for the LVDS	10k	
	Deservative at U5 used for the display connectivity of	(0805	
	the phyCARD-M	`)	
1+2	rising edge strobe used for the LVDS	,	13.1
	camera signals		
2+3	falling edge strobe used for the LVDS		
	camera signals		
J22	J22 selects rising, or falling edge strobe for the LVDS	10k	
	Transmitter at U4 used for the display connectivity of	(0805	
	the phyCARD-M.	`)	
1+2	falling edge strobe used for the LVDS	,	12.1
	display signals		
2+3	rising edge strobe used for the LVDS		
	display signals		

 Table 4:
 Jumper settings

4 Power

The phyCARD-M operates off of a single power supply voltage.

The following sections of this chapter discuss the primary power pins on the phyCARD-Connector X2 in detail.

4.1 Primary System Power (VCC_3V3)

The phyCARD-M operates off of a primary voltage supply with a nominal value of +3.3V. On-board switching regulators generate the 1.375V, 1.5V, 1.8V, 2.775V, and 3.3V voltage supplies required by the i.MX35 MCU and on-board components from the primary 3.3V supplied to the SBC.

For proper operation the phyCARD-M must be supplied with a voltage source of $3.3V \pm 5$ % with 600 mA load at the VCC pins on the phyCARD-Connector X2.

VDD_3V3_IN: X2 1A, 2A, 3A, 1B, 2B, 3B

Connect all +3.3V VCC input pins to your power supply and at least the matching number of GND pins.

Corresponding GND: X2 4A, 8A, 13A, 4B, 8B, 13B

Please refer to *section 2* for information on additional GND Pins located at the phyCARD-Connector X2.

Caution:

As a general design rule we recommend connecting all GND pins neighboring signals which are being used in the application circuitry. For maximum EMI performance all GND pins should be connected to a solid ground plane.

4.2 Standby Voltage (VBAT)

For applications requiring a standby mode a secondary voltage source of 3.3V can be attached to the phyCARD-M at pin X2B6. This voltage source is supplying the core and on-chip peripherals of the i.MX35 (e.g. EMI, PLL, etc.), as well as the SDRAM and the EEPROM at U6 while the primary system power (VCC_3V3) is removed. Applications not requiring a standby mode can connect the VBAT pin to the primary system power supply (VCC = 3.3V), or can leave it open.

4.3 On-board Voltage Regulator (U1)

The phyCARD-M provides an on-board switching regulator (U1) to source the five different voltages (1.375V, 1.5V, 1.8V, 2.775V, and 3.3V) required by the processor and on-board components. *Figure* 8 presents a graphical depiction of the powering scheme.

The switching regulator has two input voltage rails as can be seen in *Figure* 8. 3V3 and 3V3 Backup. 3V3 is supplied only from the primary voltage input pins VDD_3V3_IN of the phyCARD-M, whereas 3V3 Backup is supplied from the primary voltage input pins VDD_3V3_IN and the secondary voltage input pin VBAT. The following list summarizes the relation between the different voltage rails and the devices on the phyCARD-M:

External voltages: VCC_3V3 and VBAT (optional)

- VDD_3V3_IN: 3V3 Voltage Regulator, Reset Controller
- VBAT: 3V3 BACKUP Voltage Regulator

Internally generated voltages: 1V375, 1V5, 1V8 and 2V775

- 1V375 i.MX35 Core power supply
- 1V5 on-chip PLLs
- 1V8 NVCC_EMI of the i.MX35, DDR2 SDRAM
- 2V775 internal I²C-Bus, I²C EEPROM




Figure 8: Power Supply Diagram

4.4 Supply Voltage for external Logic

The voltage level of the phyCARD's logic circuitry is VDD_3V3 (3.3V) and equals the supply voltage of the phyCARD-M. Thus connecting external devices to the phyCARD-M does not require any special precautions. This means that external devices could be supplied from the same power source as the phyCARD-M. Nonetheless we recommend to supply external devices with the voltage (VCC_Logic) brought out at pins X2A5 and X2B5 of the phyCARD-Connector and to use level shifters supplied with this voltage at one of the supply rails if you want to keep your application compatible to other phyCARDs with a different signal level. This means that use of level shifters supplied with VCC_Logic allows converting the signals according to the needs on the custom target hardware independently from the phyCARD mounted. Alternatively signals can be connected to an open drain circuitry with a pull-up resistor attached to VCC_Logic.

5 Power Management

The phyCARD-M was designed to support applications requiring a power management. Three pins of the X-Arc bus are designated for this purpose. nPower_off and nSuspend_to_RAM are output pins which can be used to indicate the power status of the phyCARD-M, whereas X_WAKEUP is an input pin to apply a wake up signal to the phyCARD-M.

All three pins lead to GPIOs of the i.MX. Thus their functionality can be programmed to your needs. In addition the X_WKUP input is connected to the PWRON2 input of the voltage regulator to allow implementing a power management by programming the power management IC.

The following table shows the location of the power management pins on the phyCARD-Connector and the corresponding GPIOs of the i.MX35.

Pin#	Signal	I/O	SL	Description
X2A4 8	X_WKUP	I	VDD_3V3 _BACKUP	Wakeup Interrupt Input (μC port GPIO3_0 (at R4) and PMIC PWRON2 input)
X2B2 6	nSuspend_to_RA M	OC	VDD_3V3 _BACKUP	Suspend to RAM Open Collector Output (µC port GPIO2_29 (at V2))
X2B2 9	nPower_off	OC	VDD_3V3 _BACKUP	Power Off Open Collector Output (µC port GPIO2_30 (at T5))

Table 5: Power Management Pins

With the two output signals nPower_off (pin X2B29) and nSuspend_to_RAM (pin X2B26) three different power states can be defined.

Power State	Power On	Standby	Off
Signal			
nSuspend_to_RAM	High	Low	X
nPower_off	High	High	Low
VDD_3V3_IN	On	Off	Off
VBAT	X	On	Off

X=don't care

Table 6: Power States

Please refer to the chapter "Power Management" in the phyCARD Design-In Guide for more information about the implementation of the power management into your design.

Caution:

According to the specification for the phyCARD family writing custom software to utilize pins nPower_off and nSuspend_to_RAM requires them to be configured as Open Collector Output.

Use of the power management features of the PMIC at U1 allows for a higher granularity in control of the power consumption. To implement power management with the PMIC it can be programmed via an I²C interface. The MC13892 can be accessed at I²C address 0x10 / 0x11 (write/read). Please refer to the *MC13892 User's Guide* for more information.

As a third option jumpers J2 and J9 allow to switch off devices on the phyCARD-M, if VBAT is the only supply voltage.

Jumper	Description	Type	Chapter			
J2	J2 selects, if the fuse voltage VDD_FUSE is available only if					
	the primary voltage VDD_3V3_IN is supplied, or if i	t is also	(0402)			
	available when only VBAT is supplied.					
1+2	Fuse voltage VDD_FUSE is not availa	ible if				
	VBAT is the only voltage source					
2+3	Fuse voltage VDD_FUSE is also available	when				
	VBAT is the only voltage source					
J 9	, and the same of					
	primary voltage VDD_3V3_IN is supplied, or if it is also available when only VBAT is supplied.					
1+2	2.775V voltage rail is not available if VE	BAT is				
	the only voltage source					
2+3	2.775V voltage rail is also available when	VBAT				
	is the only voltage source					

Table 7: Power management jumpers J2 and J9

6 System Configuration and Booting

Although most features of the i.MX35 microcontroller are configured and/or programmed during the initialization routine, other features, which impact program execution, must be configured prior to initialization.

The system start-up configuration includes:

- Boot device select configuration (boot type)
- Memory configuration
- USB PHY configuration, etc.

The i.MX35 processor always begins fetching instruction from the internal bootstrap ROM, sync flash or CS0 space. The operational system boot mode of the i.MX35 processor is determined by the configuration of the two external input pins, BMOD[1:0] during the reset cycle. The settings of these pins control where the system is boot from. They are accessible via boot pins X_BOOT[1:0] (X2B50 and X2A50) of the X-Arc bus. These boot modes information are registered during the system reset.

The following table shows the different boot modes, which can be selected by configuring the two boot pins.

phyCARD	Boot Mode	Boot Mode/	Boot Details	
config pins	Selection	Device		
X_BOOT[1:0]	BMOD[1:0]			
00	01	Startup	Mode for debug and/or	
		mode	development purpose	
			using JTAG-capable	
			development tools.	
01	00	Internal		
		Boot		
10	11	Serial boot	Load and execute code,	
		loader r	via serial devices; e.g.	
			the ATK Toolkit from	
			Freescale	
11	10	External	Boot from NAND	
		(direct)	Flash populated on the	
		Boot	phyCARD-M	

Table 8: Boot Modes of i.MX35 module

Note:

To conform to the phyCARD specification, BMOD0 is the inverse of the input level of X_BOOT0.

Because of pull-up resistors located on the phyCARD-M the default boot mode is External Boot which allows to boot from NAND Flash, if the boot pins X_BOOT[1:0] are left open. In other words, to boot from NAND Flash no further settings at X_BOOT[1:0] are necessary.

To enter other boot modes a low level must be applied to X_BOOT[0] (X2A50) and/or X_BOOT[1] (X2B50) according to *Table 8*.

Additional boot configuration settings are obtained either from programmable eFuses or by contacts sampled at POR. On the phyCARD-M the boot configuration is set up by 10k pull-up/pull-down resistors which are tied to the corresponding CSI-Signals. Table 9 lists the additional configuration settings and the default values.

Signal Name	eFuse	Definition	Settings
X_CSI_D8	BT_MEM_CTRL[0]	Boot	00 WEIM
		memory	01 NAND Flash
X_CSI_D9	BT_MEM_CTRL[1]	control	10 ATA HDD
		type	11 Expansion Device
			(SD, MMC)
X_CSI_D10	BT_MEM_TYPE[0]	Boot	BT_MEM_CTRL=01:
		memory	00 3 address cycles
		type	01 4 address cycles
			10 5 address cycles
X_CSI_D11	BT_MEM_TYPE[1]		11 6 address cycles
			BT_MEM_CTRL=other:
			See i.MX35 Reference
			Manual
X_CSI_D12	BT_PAGE_SIZE[0]	NAND	00 512 bytes
		Flash	01 2Kbytes
X_CSI_D13	BT_PAGE_SIZE[1]	page size	10 4Kbytes
			11 Reserved
X_CSI_D14	BT_ECC_SEL	Defines	0 4-bit ECC
		4- or 8-bit	1 8-bit ECC
		ECC	
X_CSI_D15	BT_USB_SRC[0]	USB	00 UTMI PHY
		PHY	01 ULPI PHY
X_CSI_HSYNC	BT_USB_SRC[1]	selection	10 Serial PHY: ATLAS
** ***	DE DVIA	-	11 Serial PHY: ISP1301
X_CSI_VSYNC	BT_BUS_WIDTH	Bus width	BT_MEM_CTRL=01:
			0 8 bit
			1 16 bit
			BT_MEM_CTRL=other:
			See i.MX35 Reference
			Manual

Table 9: Further Boot Configuration Pins¹

^{1:} Defaults for 128MB NAND Flash are in **bold blue** text

The standard phyCARD-M module with 128MB NAND Flash comes with a boot configuration of '0001010001', so the system will boot from the 8-bit NAND Flash at CS0.

For further information please see the i.MX35 Reference Manual.

7 System Memory

The phyCARD-M provides three types of on-board memory:

DDR2-SDRAM: 64MByte (up to 256MByte)
NAND Flash: 128MByte (up to 1GByte)
I²C-EEPROM: 4KB (up to 32KByte)

The following sections of this chapter detail each memory type used on the phyCARD-M.

7.1 DDR2-SDRAM (U8 - U11)

The RAM memory of the phyCARD-M in comprised of up to four 16-bit wide DDR2-SDRAM chips at U8 - U11. They are connected to the special SDRAM interface of the i.MX35 processor, configured for 32-bit access, and operating at the maximum frequency of 133MHz.

The phyCARD-M can use one, or both of the DDR2-SDRAM banks on the i.MX35 depending on the SDRAM population density options.

Each RAM bank is comprised of two 16-bit wide DDR2-SDRAM chips, configured for 32-bit access, and operating at 133MHz. In lower density configurations, U9 and U11 populate the module and are accessed via SDRAM memory bank 0 using chip select signal /CSD0 starting at 0x8000 0000. In higher density configurations, U8 and U10 are also populated and are accessed via SDRAM memory bank 1 using chip select signal /CSD1 starting at 0x9000 0000.

Typically the DDR2-SDRAM initialization is performed by a boot loader or operating system following a power-on reset and must not be changed at a later point by any application code. When writing custom code independent of an operating system or boot loader, SDRAM must be initialized by accessing the appropriate SDRAM configuration registers on the i.MX35 controller. Refer to the i.MX35 Reference Manual for accessing and configuring these registers.

7.2 NAND Flash Memory (U13)

Use of Flash as non-volatile memory on the phyCARD-M provides an easily reprogrammable means of code storage. The following Flash devices can be used on the phyCARD-M:

Manufacturer	NAND Flash P/N	Density (MByte)
Samsung	K9F1G08UOC	128

Table 10: Compatible NAND Flash devices

Additionally, any parts that are footprint (48-TSOP) and functionally compatible with the NAND Flash devices listed above may also be used with the phyCARD-M.

These Flash devices are programmable with 3.3 V. No dedicated programming voltage is required.

As of the printing of this manual these NAND Flash devices generally have a life expectancy of at least 100,000 erase/program cycles and a data retention rate of 10 years.

The NAND Flash memory is connected to the NAND Flash Controller (NFC).

7.3 I²C EEPROM (U6)

The phyCARD-M is populated with an ST 24W32C¹ non-volatile 4KByte EEPROM with an I²C interface at U6. This memory can be used to store configuration data or other general purpose data. This device is accessed through I²C port 1 on the i.MX35. The control registers for I²C port 1 are mapped between addresses 0x43F8 0000 and 0x43F8 3FFF. Please see the *i.MX35 Reference* Manual for detailed information on the registers.

^{1:} See the manufacturer's data sheet for interfacing and operation.

Three solder jumpers are provided to set the lower address bits: J3, J4 and J5. Refer to *section 7.3.1* for details on setting these jumpers.

Write protection to the device is accomplished via jumper J2. Refer to section 7.3.2 for further details on setting this jumper.

7.3.1 Setting the EEPROM Lower Address Bits (J1, J3, J4)

The 4KB I²C EEPROM populating U6 on the phyCARD-M module has the capability of configuring the lower address bits A0, A1, and A2. The four upper address bits of the device are fixed at '1010' (*see ST 24W32C data sheet*). The remaining three lower address bits of the seven bit I²C device address are configurable using jumpers J1, J3 and J4. J4 sets address bit A0, J1 address bit A1, and J3 address bit A2.

Table 11 below shows the resulting seven bit I²C device address for the eight possible jumper configurations.

U6 I ² C Device Address	J4	J1	Ј3
1010 010	2+3	2+3	2+3
1010 011	2 + 3	2 + 3	1 + 2
1010 000	2 + 3	1 + 2	2 + 3
1010 001	2 + 3	1 + 2	1 + 2
1010 110	1 + 2	2 + 3	2 + 3
1010 111	1 + 2	2 + 3	1 + 2
1010 100	1 + 2	1 + 2	2 + 3
1010 101	1 + 2	1 + 2	1 + 2

Table 11: U6 EEPROM I²C address via J1, J3, and J4¹

^{1:} Defaults are in **bold blue** text

7.3.2 EEPROM Write Protection Control (J16)

Jumper J16 controls write access to the EEPROM (U6) device. Closing this jumper allows write access to the device, while removing this jumper will cause the EEPROM to enter write protect mode, thereby disabling write access to the device.

The following configurations are possible:

EEPROM Write Protection State	J16
Write access allowed	closed
Write protected	open

Table 12: EEPROM write protection states via J16¹

7.4 Memory Model

There is no special address decoding device on the phyCARD-M, which means that the memory model is given according to the memory mapping of the i.MX35. Please refer to the *i.MX35 Reference Manual* for more information on the memory mapping.

^{1:} Defaults are in **bold blue** text

8SD/MMC Card Interfaces

The X-Arc bus features an SD / MMC Card interface. On the phyCARD-M the interface signals extend from the controllers first Enhanced Secure Digital Host Controller (SDIO1) to the phyCARD-Connector. *Table 13* shows the location of the different interface signals on the phyCARD-Connector. The Secure Digital Host Controller is fully compatible with the SD Memory Card Specification 2.0 and SD I/O Specification 2.0 with 1 and 4 channel(s) and supports data rates from 25 Mbps to 200 Mbps (refer to the *i.MX35 Reference Manual* for more information).

Due to compatibility reasons a card detect signal (X_SDIO_CD) is added to the SD / MMC Card Interface. This signal connects to port GPIO3 1 of the i.MX35.

Pin#	Signal	I/O	SL	Description
X2A3 1	X_SD1_DAT A0	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode
X2A3 2	X_SD1_DAT A2	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode
X2A3 3	X_SD1_CLK	О	VDD_3V3	SD/MMC Clock for MMC/SD/SDIO
X2B3 1	X_SD1_DAT A1	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode
X2B3 2	X_SD1_DAT A3	I/O	VDD_3V3	SD/MMC Data line both in 1-bit and 4-bit mode
X2B3 3	X_SD1_CMD	О	VDD_3V3	SD/MMC Command for MMC/SD/SDIO
X2B4 6	X_SDIO_CD	I	VDD_3V3	SD/MMC Card Detect for MMC/SD/SDIO

Table 13: Location of SD/ MMC Card interface signals

Note:

The signal level of the SD / MMC card interface is 3.3V. Thus integration of an SD / MMC card slot on custom target hardware does not require any special precautions. Nonetheless use of level shifters supplied with the voltage at pins X2A5 and X2B5 at one of the supply rails is necessary if you want to keep your application compatible to other phyCARDs with a different signal level.

Please refer to the chapter "SD / MMC" in the phyCARD Design-In Guide for more information about connecting an SD / MMC Card slot to the phyCARD-M.

9 Serial Interfaces

The phyCARD-M provides seven serial interfaces some of which are equipped with a transceiver to allow direct connection to external devices:

- 1. High speed UART (TTL, derived from UART1 of the i.MX35) with up to 4.125Mbit/s and hardware flow control (RTS and CTS signals)
- 2. High speed USB OTG interface extend from the i.MX35 USB OTG interface
- 3. Full speed USB HOST interface using the i.MX35's internal USB Host interface, or optional high speed USB HOST interface derived from an external USB HOST controller at U16.
- 4. Auto-MDIX enabled 10/100 Ethernet PHY supporting the i.MX35 Ethernet MAC
- 5. I²C interface (derived from third I²C port of the i.MX35)
- 6. Serial Peripheral Interface (SPI) interface (extended from the first SPI module of the i.MX35)
- 7. Synchronous Serial Interface (SSI) with AC97 support (originating from the synchronous serial interface of the i.MX35)

The following sections of this chapter detail each of these serial interfaces and any applicable configuration jumpers.

Caution:

The signal level of some of the serial interfaces is VDD_3V3_IN, which is 3.3V and therefore identical with the voltage level of the primary supply voltage of the phyCARD-M. Therefore special precautions are not necessary when connecting to these interfaces. Nonetheless if you want to keep your application compatible with other phyCARDs and thus being able to change your application's processing power, level shifters supplied with the output voltage at pins X2A5 and X2B5 at one of the supply rails should be used when connecting these interfaces to external devices. Unlike on the phyCARD-M the voltage level of interface signals is different from the primary supply voltage on other phyCARDs. Please pay special attention to the Signal Level (SL) column in the following tables.

Please refer to the phyCARD Design-In Guide for more information about using the serial interfaces of the phyCARD-M in customer applications.

9.1 Universal Asynchronous Interface

The phyCARD-M provides a high speed universal asynchronous interface with up to 4 Mbit/s and hardware flow control (RTS and CTS signals). The following table shows the location of the signals on the phyCARD- Connector.

PIN#	SIGNAL	I/O	SL	DESCRIPTION
X2A39	X_UART1_T XD	О	VDD_3V3_I N	Serial transmit signal UART 1
X2A40	X_UART1_R TS	О	VDD_3V3_I N	Request to send UART 1
X2B39	X_UART1_R XD	I	VDD_3V3_I N	Serial data receive signal UART 1
X2B40	X_UART1_C TS	I	VDD_3V3_I N	Clear to send UART 1

Table 14: Location of the UART signals

The signals extend from UART1 of the i.MX35 directly to the phyCARD-Connector without conversion to RS-232 level. External RS-232 transceivers must be attached by the user if RS-232 levels are required.

9.2 USB-OTG Interface

The i.MX35 features an USB 2.0 OTG (up to 480 Mbps) controller with internal high-speed OTG PHY. The signals of the high-speed OTG PHY extend directly to the phyCARD-Connector X2. An external USB Standard-A (for USB host), USB Standard-B (for USB device), or USB mini-AB (for USB OTG) connector is all that is needed to interface the phyCARD-M USB OTG functionality. The applicable interface signals can be found on the phyCARD-Connector as shown in *Table 15*.

PIN#	Signal	I/O	SL	DESCRIPTION
X2A23	X_USBOTG_PW R	О	VDD_3V3	USB-OTG Power switch output open drain
X2A24	X_USBOTG_OC	I	VDD_3V3	USB-OTG over current input signal
X2A26	X_USBPHY1_VB US	I	5V	USB VBUS Voltage
X2A27	X_USBPHY1_D M	I/O		USB transceiver cable interface, D-
X2A28	X_USBPHY1_DP	I/O		USB transceiver cable interface, D+
X2A29	X_USBPHY1_UI D	I		USB on the go transceiver cable ID resistor connection

Table 15: Location of the USB-OTG signals

9.3 USB-Host Interface

The i.MX35 has an internal USB 2.0 Host with internal full-speed PHY. The phyCARD-M is optionally populated with an NXP ISP1760 High-Speed USB Host controller at U16 to also allow high-speed USB HOST connectivity. Jumpers J18 - J20 and J25 select either the internal PHY of the i.MX35 or the external USB HOST controller at U16. They are installed prior to delivery and must not be changed. An external USB Standard-A (for USB host connector is all that is needed to interface the phyCARD-M USB Host functionality. The applicable interface signals (D+/D-//PSW/FAULT) can be found on the phyCARD-Connector.

PIN#	SIGNAL	I/O	SL	DESCRIPTION
X2B2 3	X_USB_PRW2	О	VDD_3V3	USB-HOST Power switch output open drain
X2B2 4	X_USB_OC2	I	VDD_3V3	USB-HOST over current input signal
X2B2 7	X_USB_DM2	I/O		USB HOST transceiver cable interface, D-
X2B2 8	X_USB_DP2	I/O		USB HOST transceiver cable interface, D+

Table 16: Location of the USB-Host signals

9.4 Ethernet Interface

Connection of the phyCARD-M to the world wide web or a local area network (LAN) is possible using the integrated FEC (Fast Ethernet Controller) of the i.MX35. The FEC operates with a data transmission speed of 10 or 100 Mbit/s.

9.4.1 PHY Physical Layer Transceiver (U7)

With a physical layer transceiver mounted at U7 the phyCARD-M has been designed for use in 10Base-T and 100Base-T networks. The 10/100Base-T interface with its LED signals extends to phyCARD-Connector X2.

PIN#	SIGNAL	I/O	SL	DESCRIPTION
X2A1 9	X_ETH_SPEE D	О	VDD_3V3	Ethernet Speed Indicator (Open Drain)
X2A2 0	X_ETH_TX+	O (I)	V DD_3V3	Transmit positive output (normal) Receive positive input (reversed)
X2A2 1	X_ETH_TX-	O (I)	V DD_3V3	Transmit negative output (normal) Receive negative input (reversed)
X2B1 9	X_ETH_LINK	О	V DD_3V3	Ethernet Speed Indicator (Open Drain)
X2B2 0	X_ETH_RX+	I (O)	V DD_3V3	Receive positive input (normal) Transmit positive output (reversed)
X2B2 1	X_ETH_RX-	I (O)	V DD_3V3	Receive negative input (normal) Transmit negative output (reversed)

Table 17: Location of the Ethernet signals

The Ethernet PHY provides MII/RMII/SMII interfaces to transmit and receive data. In addition the PHY also supports HP Auto-MDIX technology, eliminating the need for the consideration of a direct connect LAN cable, or a cross-over patch cable. It detects the TX and RX pins of the connected device and automatically configures the

PHY TX and RX pins accordingly. The Ethernet PHY also features LinkMD cable diagnostics, which allows detection of common cabling plant problems such as open and short circuits.

The physical memory area for the Fast Ethernet controller is defined in *Table 18*.

Address	Function
0x5003 8000 – 0x5003 81FF	Control/Status Registers
0x5003 8200 - 0x5003 83FF	MIB Block Counters

Table 18: Fast Ethernet controller memory map

In order to connect the module to an existing 10/100Base-T network some external circuitry is required. The required 49.9 Ohm +/-1% termination resistors on the analog signals (ETH_RX±, ETH_TX±) are already populated on the module. Connection to an external Ethernet magnetics should be done using very short signal traces. The TPI+/TPI- and TPO+/TPO- signals should be routed as 100 Ohm differential pairs. The same applies for the signal lines after the transformer circuit. The carrier board layout should avoid any other signal lines crossing the Ethernet signals.

An example for the external circuitry is shown in the phyCARD's Design Guide.

If you are using the applicable Carrier Board for the phyCARD-M (part number PBA-A-01), the external circuitry mentioned above is already integrated on the board (refer to *section 17.3.4*).

Caution!

Please see the datasheet of the Ethernet PHY as well as the phyCARD's Design Guide when designing the Ethernet transformer circuitry.

9.4.2 MAC Address

In a computer network such as a local area network (LAN), the MAC (Media Access Control) address is a *unique* computer hardware number. For a connection to the Internet, a table is used to convert the assigned IP number to the hardware's MAC address.

In order to guarantee that the MAC address is unique, all addresses are managed in a central location. PHYTEC has acquired a pool of MAC addresses. The MAC address of the phyCARD-M is located on the bar code sticker attached to the module. This number is a 12-digit HEX value.

9.5 I²C Interface

The Inter-Integrated Circuit (I²C) interface is a two-wire, bidirectional serial bus that provides a simple and efficient method for data exchange among devices. The i.MX35 contains three identical and independent I²C modules. The interface of the third module is available on the phyCARD-Connector., whereas the first module connects to the on-board EEPROM (refer to *section 7.3*) and the Power Management IC at U1 (refer to *section 5*). The following table lists the I²C port on the phyCARD-Connector:

PIN#	SIGNAL	I/O	SL	DESCRIPTION
X2A17	X_I2C3_SCL	О	VDD_3V3	I2C Clock Output
X2B17	X_I2C3_SDA	I/O	VDD_3V3	I2C Data

Table 19: I²C Interface Signal Location

9.6 SPI Interface

The Serial Peripheral Interface (SPI) interface is a six-wire, bidirectional serial bus that provides a simple and efficient method for data exchange among devices. The i.MX35 contains two SPI modules. The interface signals of the first module (CSPI1) are made available on the phyCARD-Connector. This module is Master/Slave configurable. Due to the specification of the X-Arc bus, only two of the three chips-selects are available on the phyCARD-Connector. The following table lists the SPI signals on the phyCARD-Connector:

PIN#	SIGNAL	I/O	SL	DESCRIPTION		
	X_CSPI1_SS0	О	VDD_3V3	SPI 1 Chip select 0		
5						
X2B3 5	X_CSPI1_SS1	О	VDD_3V3	SPI 1 Chip select 1		
			AIDD 21/2	CDL 1 CDL 1		
X2A3 6	X_CSPI1_SPI_R DY	О	VDD_3V3	SPI 1 SPI data ready in Master mode		
X2A3 7	X_CSPI1_SCLK	О	VDD_3V3	SPI 1 clock		
X2B3 6	X_CSPI1_MOSI	I/O	VDD_3V3	SPI 1 Master data out; slave data in		
X2B3	X_CSPI1_MISO	I/O	VDD_3V3	SPI 1 Master data in;		
1				slave data out		

Table 20: SPI Interface Signal Location

9.7 Synchronous Serial Interface (SSI)

The Synchronous Serial Interface (SSI) interface of the phyCARD-M is a full-duplex, serial port that allows to communicate with a variety of serial devices, such as standard codecs, digital signal processors (DSPs), microprocessors, peripherals, and popular industry audio codecs that implement the inter-IC sound bus standard (I²S) and Intel AC97 standard.

With reference to the X-Arc bus specification, the main purpose of this interface is to connect to an external codec, such as AC97. In AC97 mode the clock and the frame sync signal are synchronous for the receive and transmit sections of the i.MX35 SSI module. Thus only four signals extend from the i.MX35 Digital Audio MUX (AUDMUX) to the phyCARD-Connector (X_STXD4, X_SRXD4, X_SCK4, X_STXFS4). X_AC97_INT and X_AC97_nRESET are two additional pins assisting the functionality of this interface. X_AC97_INT is used as input and output. As output it signals which codec is supported by the phyCARD. Use of this pin as an input enables to attach an external interrupt to port GPIO2_1 (at W14). X_AC97_nRESET is connected to port GPIO3_2 (at R5) of the i.MX35 allowing to perform a software reset for the device attached to the interface. Please also read the phyCARD Design-In Guide for more information about how to use the AC97 interface.

Pin #	Signal	I/O	SL	Description
X2A4 2	X_AC97_INT	I/O	VDD_3V3	AC97 Interrupt Input
X2A4 3	X_STXD4	О	VDD_3V3	AC97 Transmit Output
X2A4 4	X_SRXD4	Ι	VDD_3V3	AC97 Receive Input
X2B4 2	X_SCK4	I	VDD_3V3	AC97 Clock
X2B4 3	X_STXFS4	О	VDD_3V3	AC97 SYNC
X2B4 4	X_AC97_nRESE T	О	VDD_3V3	AC97 Reset

Table 21: SSI Interface Signal Location

10 General Purpose I/Os

The X-Arc bus provides 3 GPIO / IRQ signals. *Table 22* shows the location of the GPIO / IRQ pins on the phyCARD-Connector, as well as the corresponding ports of the i.MX35.

Pin#	Signal	I/O	SL	Description
X2A4 6	X_GPIO1_1	I/O	VDD_3V3	GPIO0 connected to μC port GPIO1_1 (at L16)
X2A4 7	X_GPIO2_7	I/O	VDD_3V3	GPIO2 connected to μC port GPIO2_7 (at T7)
X2B4 7	X_GPIO2_2	I/O	VDD_3V3	GPIO1 connected to μC port GPIO2_23 (at V3)

Table 22: Location of GPIO and IRQ pins

As can be seen in the table above the voltage level is VDD_3V3, which is 3.3V and equals the supply voltage of the phyCARD-M. Thus connecting external devices to the phyCARD-M does not require any special precautions. This means that external devices could be supplied from the same power source as the phyCARD-M. Nonetheless we recommend to supply external devices with the voltage (VCC_Logic) brought out at pins X2A5 and X2B5 of the phyCARD-Connector if you want to keep your application compatible to other phyCARDs with a different signal level (refer to section 4.4). Alternatively an open drain circuit with a pull-up resistor attached to VCC_Logic can be connected to the GPIOs of the phyCARD-M.

Please refer to the chapter "GPIOs" in the phyCARD Design-In Guide for more information about how to integrate the GPIO pins in your design.

11 Debug Interface (X1)

The phyCARD-M is equipped with a JTAG interface for downloading program code into the external flash, internal controller RAM or for debugging programs currently executing. The JTAG interface extends to a 2.0 mm pitch pin header at X1 on the edge of the module PCB. *Figure 9* and show the position of the debug interface (JTAG connector X1) on the phyCARD-M module.




Figure 9: JTAG interface at X1 (top view)




Figure 10: JTAG interface at X1 (bottom view)

Pin 1 of the JTAG connector X1 is on the connector side of the module. Pin 2 of the JTAG connector is on the controller side of the module.

Note:

The JTAG connector X1 only populates phyCARD-M modules with order code PCA-A-M1-D. JTAG connector X1 is not populated on phyCARD modules with order code PCA-A-M1. We recommend integration of a standard (2 mm pitch) pin header connector in the user target circuitry to allow easy program updates via the JTAG interface.

See *Table 23* for details on the JTAG signal pin assignment.

Signal	Pin Row*		Signal		
Signai	A B		Signal		
VCCLOGIC	2	1	VTref (VDD_3V3 via 100 Ohm)		
GND	4	3	/x_CPU_TRST		
GND	6	5	x_CPU_TDI		
GND	8	7	x_CPU_TMS		
GND	10	9	x_CPU_TCK		
GND	12	11	x_CPU_RTCK		
GND	14	13	x_CPU_TDO		
GND	16	15	/x_RESET_MCU		
GND	18	17	/x_CPU_DE		
GND	20	19	J_DBGACK (10k Ohm pulldown)		

Table 23: JTAG connector X1 signal assignment

*Note: Row A is on the controller side of the module and row B is on the connector side of the module

PHYTEC offers a JTAG-Emulator adapter (order code JA-002) for connecting the phyCARD-M to a standard emulator. The JTAG-Emulator adapter extends the signals of the module's JTAG connector to a standard ARM connector with 2 mm pin pitch. The JA-002 therefore functions as an adapter for connecting the module's non-ARM-compatible JTAG connector X1 to standard Emulator connectors.

12 LVDS Display Interface

The phyCARD-M uses a DS90C383 4-Channel 24-Bit LVDS Transmitter (U32) to generate LVDS-Signals from the parallel TTL Display Interface. Thus you can connect a LVDS-Display to the phyCARD-M. The location of the applicable interface signals (X_TXOUT1-3+/X_TXOUT1-3-/X_TXCLK+/TXCLK-) can be found in the table below.

Pin#	Signal	I/O	SL	Description
X2A9	X_TXOUT0+	О	LVDS	LVDS Chanel 0 positive Output
X2A10	X_TXOUT0-	О	LVDS	LVDS Chanel 0 negative Output
X2A11	X_TXOUT2+	О	LVDS	LVDS Chanel 2 positive Output
X2A12	X_TXOUT2-	О	LVDS	LVDS Chanel 2 negative Output
X2A14	X_TXCLKOU	O	LVDS	LVDS Clock positive Output
	T+			
X2A15	X_TXCLKOU	О	LVDS	LVDS Clock negative output
	T-			
X2B9	X_TXOUT1+	О	LVDS	LVDS Chanel 0 positive Output
X2B10	X_TXOUT1-	О	LVDS	LVDS Chanel 0 negative Output
X2B11	X_TXOUT3+	О	LVDS	LVDS Chanel 3 positive Output
X2B12	X_TXOUT3-	O	LVDS	LVDS Chanel 3 negative Output

Table 24: Display Interface Signal Location

12.1 Signal configuration (J22)

J22 selects rising, or falling edge strobe for the LVDS Transmitter at U4 used for the display connectivity of the phyCARD-M.

Positio	Description	Type
n		
1+2	falling edge strobe used for the LVDS display signals	10k (0805)
2+3	rising edge strobe used for the LVDS display signals	

12.2 LVDS Display Interface pixel mapping

The phyCARD specification defines the pixel mapping of the LVDS display interface. The pixel mapping equates to the OpenLDI respectively Intel 24.0 standard. Thus you can connect 18-bit as well as 24-bit LVDS displays to the phyCARD. *Table 25* and *Table 26* show the recommended pixel mapping of the LVDS display. For further information please see the phyCARD Design Guide.

Note:

Make sure that the LVDS display you want to use provides the same pin mapping as the phyCARD. Normally this is only important for 24-bit LVDS displays because due to the organization of the LVDS pixel mapping all common 18-bit LVDS displays should work.

4	\circ	1	• .	T 1	7	\mathbf{r}			1
	Х.	₋h¹	1t	1	\/) / ·	- 1	isp	lav
	()	-1,			v			11317	1 (1 V

	1	2	3	4	5	6	7
CLK	1	1	0	0	0	1	1
A0	G0	R5	R4	R3	R2	R1	R0
A1	B1	B0	G5	G4	G3	G2	G1
A2	DE	VSYNC	HSYNC	B5	B4	В3	B2
A3	0	0	0	0	0	0	0

Table 25: Pixel mapping of 18-bit LVDS display interface

24-bit LVDS Display

		1 2					
	1	2	3	4	5	6	7
CLK	1	1	0	0	0	1	1
A0	G2	R7	R6	R5	R4	R3	R2
A 1	В3	B2	G7	G6	G5	G4	G3
A2	DE	VSYNC	HSYNC	B7	B6	B5	B4
A3	0	B1	В0	G1	G0	R1	R0

Table 26: Pixel mapping of 24-bit LVDS display interface

13 LVDS Camera Interface

The phyCARD-M uses a DS92LV1212A 1-channel 10-Bit LVDS Random Lock Deserializer (U5) to receive LVDS-Signals from a LVDS Camera Interface. The LVDS Deserializer converts the LVDS signal to a 10-bit wide parallel data bus and separate clock which can be used as inputs for the i.MX35 Camera Sensor Interface. The 10-bit wide data bus consists of 8 color information bits and 2 sync bits (HSYNC/VSYNC).

The following table shows the location of the applicable interface signals (X_CSI_MCLK, X_LOCK, X_RXIN+, X_RXIN-) on the phyCARD-Connector.

Pin #	Signal	I/O	SL	Description
X2A16	X_CSI_MCL K	О	VDD_3V3_I N	Clock Output for Camera Interface
X2B14	X_RXIN+	О	LVDS	LVDS Receive positive Input for Camera
X2B15	X_RXIN-	О	LVDS	LVDS Receive negative Input for Camera
X2B16	X_LOCK	О	VDD_3V3_I N	Lock Output for Camera Interface

Table 27: Camera Interface Signal Location

13.1 Signal configuration (J21)

J21 selects rising, or falling edge strobe for the LVDS Deserializer at U5 used for the display connectivity of the phyCARD-M

Position	Description	Type
1+2	rising edge strobe used for the LVDS camera	10k
	signals	(0805)
2+3	falling edge strobe used for the LVDS camera	
	signals	

14 Technical Specifications

The physical dimensions of the phyCARD-M are represented in *Figure 11*. The module's profile is approximately **8.5** mm thick, with a maximum component height of **4.0** mm on the bottom (connector) side of the PCB and approximately **3.1** mm on the top (microcontroller) side. The board itself is approximately **1.4** mm thick.




Figure 11: Physical dimensions

Note:

To facilitate the integration of the phyCARD-M into your design, the footprint of the phyCARD-M is available upon request.

Additional specifications:

Dimensions:	60 mm x 60 mm
Weight:	approximately 16 g with all optional components mounted on the circuit board
Storage temperature:	-40°C to +125°C
Operating temperature:	0°C to +70°C (commercial) -20°C to +85°C (industrial)
Humidity:	95 % r.F. not condensed
Operating voltage:	VCC 3.3V
Power consumption: VCC 3.3 V/300mA typical	Max. 1.2 watts Conditions: VCC = 3.3 V, VBAT = 0 V, 128MB DDR2-RAM, 128MB NAND Flash, Ethernet, 400 MHz CPU frequency at 20°C

These specifications describe the standard configuration of the phyCARD-M as of the printing of this manual.

Connectors on the phyCARD:

Manufacturer Molex

Number of pins per contact rows
Molex part number (lead free)

100 (2 rows of 50 pins each)
52885-1074 (receptacle)

Two different heights are offered for the receptacle sockets that correspond to the connectors populating the underside of the phyCARD—i.MX35. The given connector height indicates the distance between the two connected PCBs when the module is mounted on the corresponding carrier board. In order to get the exact spacing, the maximum component height (2.5 mm) on the bottom side of the phyCARD must be subtracted.

Component height 6 mm

Manufacturer Molex

Number of pins per contact row 100 (2 rows of 50 pins each) Molex part number (lead free) 55091-1075/1074 (header)

Component height 10 mm

Manufacturer Molex

Number of pins per contact row 100 (2 rows of 50 pins each)

Molex part number (lead free) 53553-1079 (header)

Please refer to the corresponding data sheets and mechanical specifications provided by Molex (www.molex.com).

15 Component Placement Diagram




Figure 12: phyCARD-M component placement (top view)




Figure 13: phyCARD-M component placement (bottom view)

16 Hints for Handling the phyCARD-M

Modifications on the phyCARD Module

Removal of various components, such as the microcontroller and the standard quartz, is not advisable given the compact nature of the module. Should this nonetheless be necessary, please ensure that the board as well as surrounding components and sockets remain undamaged while de-soldering. Overheating the board can cause the solder pads to loosen, rendering the module inoperable. Carefully heat neighboring connections in pairs. After a few alternations, components can be removed with the solder-iron tip. Alternatively, a hot air gun can be used to heat and loosen the bonds.

Caution!

If any modifications to the module are performed, regardless of their nature, the manufacturer guarantee is voided.

• Integrating the phyCARD into a Target Application

Successful integration in user target circuitry greatly depends on the adherence to the layout design rules for the GND connections of the phyCARD module. For best results we recommend using a carrier board design with a full GND layer. It is important to make sure that the GND pins that have neighboring signals which are used in the application circuitry are connected. Just for the power supply of the module at least 8 GND pins that are located right next to the VCC pins must be connected

Note!

Please refer to the phyCARD Design-In Guide (LAN-051) for additional information, layout recommendations and example circuitry.

17 The phyCARD-M on the phyBase

PHYTEC phyBASE Boards are fully equipped with all mechanical and electrical components necessary for the speedy and secure start-up and subsequent communication to and programming of applicable PHYTEC Single Board Computer (SBC) modules. phyBASE Boards are designed for evaluation, testing and prototyping of PHYTEC Single Board Computers in laboratory environments prior to their use in customer designed applications.

The phyBASE supports the following features for the phyCARD-M modules:

- Power supply circuits to supply the modules and the peripheral devices
- Support of different power modes of appropriate phyCARDs
- Full featured 4 line RS-232 transceiver supporting data rates of up to 120kbps, hardware handshake and RS-232 connector
- Six USB-Host interfaces
- USB-OTG interface
- 10/100 Mbps Ethernet interface
- Complete Audio and Touchscreen interface
- LVDS display interface with separate connectors for data lines and display / backlight supply voltage
- Circuitry to allow dimming of a backlight
- LVDS camera interface with I²C for camera control
- Security Digital Card / Multi Media Card Interface
- Two expansion connectors for customer prototyping purposes featuring one USB, one I²C and on SPI interface, as well as on GPIO/IRQ at either connector
- DIP-Switch to configure various interface options
- Jumper to configure the boot options for the phyCARD-M module mounted
- RTC with battery supply/backup

17.1 Concept of the phyBASE Board

The phyBASE Carrier Board provides a flexible development platform enabling quick and easy start-up and subsequent programming of the phyCARD Single Board Computer module. The Carrier Board design allows easy connection of additional expansion boards featuring various functions that support fast and convenient prototyping and software evaluation. The Carrier Board is compatible with all phyCARDs.

This modular development platform concept is depicted in *Figure 14* below and includes the following components:

- the **phyCARD-M Module** populated with the i.MX35 processor and all applicable SBC circuitry such as DDR SDRAM, Flash, PHYs, and transceivers to name a few.
- the **phyBASE** which offers all essential components and connectors for start-up including: a power socket enabling connection to an **external power adapter**, interface connectors such as **DB-9**, **USB and Ethernet** allowing for use of the SBC's interfaces with standard cable.



Figure 14: phyBASE (phyCARD-M Carrier Board)

The following sections contain specific information relevant to the operation of the phyCARD-M mounted on the phyBASE Carrier Board.

Note:

Only features of the phyBASE which are supported by the phyCARD-M are described. Jumper settings and configurations which are not suitable for the phyCARD-M are not described in the following chapters.

17.2 Overview of the phyBASE Peripherals

The phyBASE is depicted in *Figure 15* and includes the following components and peripherals listed in *Table 28*, *Table 29*, *Table 30* and *Table 31*. For a more detailed description of each peripheral refer to the appropriate chapter listed in the applicable table. *Figure 15* highlights the location of each peripheral for easy identification.




Figure 15: phyBASE Overview of Connectors, LEDs and Buttons

17.2.1 Connectors and Pin Header

Table 28 lists all available connectors on the phyBASE. *Figure 15* highlights the location of each connector for easy identification.

Reference Designator	Description	See Section
X1	Stereo Microphone input connector	17.3.9
X2	Stereo Line Out connector	17.3.9
X3	Stereo Line In connector	17.3.9
X5	Camera Interface, RJ45	17.3.8
X6	Display data connector	17.3.7.1
X7	Dual USB Host connector	17.3.5
X8A	Expansion connector 0	17.3.13
X9A	Expansion connector 1	17.3.13
X10	Ethernet connector, RJ45 with speed and link led	17.3.4
X26	Security Digital/MultiMedia Card slot	17.3.14
X27	phyCARD-Connector for mounting the phyCARD-M	17.3.1
X28	Wall adapter input power jack to supply main board power (+9 - +36 V)	17.3.2
X29	USB On-The-Go connector	17.3.6
X30	USB Host connector	17.3.5
X32	Display / Backlight supply voltage connector	17.3.7.2
X33	USB Host connector	17.3.5
X34	CPLD JTAG connector	for internal use only
P1	Serial Interface, DB-9F	17.3.3

Table 28: phyBASE Connectors and Pin Headers

Note:

Even though the signal levels of the phyCARD's I²C and SPI interface are already 3.3 V the interfaces are connected to level shifters on the phyCARD Carrier Board. This is essential to keep the phyCARD Carrier Board compatible with all phyCARDs.

Ensure that all module connections are not to exceed their expressed maximum voltage or current. Maximum signal input values are indicated in the corresponding controller User's Manual/Data Sheets. As damage from improper connections varies according to use and application, it is the user's responsibility to take appropriate safety measures to ensure that the module connections are protected from overloading through connected peripherals.

17.2.2 Switches

The phyBASE is populated with some switches which are essential for the operation of the phyCARD-M module on the Carrier Board. *Figure 15* shows the location of the switches and push buttons.

Button	Description	See Section
S1	System Reset Button – system reset signal generation	17.3.16
S2	Power Button – powering on and off main supply voltages of the Carrier Board	17.3.2

Table 29: phyBASE push buttons descriptions

- S1 Issues a **system reset** signal. Pressing this button will toggle the nRESET_IN pin of the phyCARD microcontroller LOW, causing the controller to reset.
- S2 Issues a **power on/off** event. Pressing this button less than 2 seconds will toggle the nPWR_KEY pin of the phyBASE CPLD LOW, causing the CPLD to turn on the supply voltages, pressing this button for more than 2 seconds causing the CPLD to turn off the supply voltages.

Additionally a DIP-Switch is available at S3. The following table gives an overview of the functions of the DIP-switch.

Note:

The following table describes only settings suitable for the phyCARD-M. Other settings must not be used with the phyCARD-M.

			See
Button	Setting	Description	Section
S3_1/ S3_2	0.40	Switches 1 and 2 of DIP-Switch S3 select which device process the audio and touch	
	0/0	panel signals. Wolfson audio/touch contrl. (U1)	
	0/1	selected for touch and audio	
	1/0	Wolfson audio/touch contrl. (U1) selected for audio, dedicated touch contrl. (U28)	17.3.9
		for touch	
		Analog Devices audio contrl. (U17) selected for audio, dedicated touch contrl. (U28) for touch	
S3 3/		Switches 3 and 4 of DIP-Switch S3	
S3_4		configure the I ² C address for the communication between CPLD and phyCARD.	
	0/0	phycard.	
	3,3	CPLD Address 0x80	
S3_5		Switch 5 of DIP-Switch S3 selects the interface used for the communication between CPLD and phyCARD.	
	0	I2C communication selected	
S3_6		Switch 6 of DIP-Switch S3 turns the SPI Multiplexer on, or off	
	0	SPI multiplexer off	

S3_7/ S3_8		Switches 7 and 8 of DIP-Switch S3 map the two slave select signals of the SPI interface and the two GPIO_IRQ signals (GIOO_IRQ, GPIO1_IRQ) to two of the three available	
		connectors.	17.3.7.1
	0/0		17.3.11
	_	SSO/GPIOO -> expansion O (X8A),	17.3.12
	0/1	SS1/GPI01 -> expansion 1 (X9A)	17.3.13
	,	SSO/GPI00 -> expansion 0 (X8A),	
	1/x	SS1/GPI01 -> display data connector (X6)	
	,	SSO/GPI00 -> expansion 1 (X9A),	
		SS1/GPI01 -> display data connector (X6)	

Table 30: phyBASE DIP-Switch S3 descriptions¹

¹ Default settings are in **bold blue** text

17.2.3LEDs

The phyBASE is populated with numerous LEDs to indicate the status of the various USB-Host interfaces, as well as the different supply voltages. *Figure 15* shows the location of the LEDs.

			See
LED	Color	Description	Section
D16	yellow	USB1 amber led	
D17	yellow	USB2 amber led	
D18	yellow	USB3 amber led	
D19	yellow	USB4 amber led	
D20	yellow	USB5 amber led	
D21	yellow	USB6 amber led	
D22	yellow	USB7 amber led	
D23	green	USB1 green led	17.3.5
D24	green	USB2 green led	
D25	green	JSB3 green led	
D26	green	JSB4 green led	
D27	green	USB5 green led	
D28	green	USB6 green led	
D29	green	USB7 green led	
D30	red	USB HUB global led	
D37	green	5V supply voltage for peripherals on the phyBASE	
D38	green	supply voltage of the phyCARD	
D39	green	3V3 supply voltage for peripherals on the phyBASE 17.3.2	
D40	green	3V3 standby voltage of the phyBASE	
D41	green	standby voltage of the phyCARD	

Table 31: phyBASE LEDs descriptions

Note:

Detailed descriptions of the assembled connectors, jumpers and switches can be found in the following chapters.

17.2.4 Jumpers

The phyCARD Carrier Board comes pre-configured with 2 removable jumpers (JP) and 3 solder jumpers (J). The jumpers allow the user flexibility of configuring a limited number of features for development constraint purposes. *Table 32* below lists the 5 jumpers, their default positions, and their functions in each position. *Figure 16* depicts the jumper pad numbering scheme for reference when altering jumper settings on the development board. Note that pin 1 is always marked by a square footprint in the jumper location diagrams that follow.

Figure 17 provides a detailed view of the phyBase jumpers and their default settings.

Before making connections to peripheral connectors it is advisable to consult the applicable section in this manual for setting the associated jumpers.

Figure 16: Typical jumper numbering scheme

Table 32 provides a comprehensive list of all Carrier Board jumpers. The table only provides a concise summary of jumper descriptions. For a detailed description of each jumper see the applicable chapter listing in the right hand column of the table.




Figure 17: phyBASE jumper locations

The following conventions were used in the Jumper column of the jumper table (*Table 32*)

- J = solder jumper
- JP = removable jumper

Jumper	Setting	Description	See Section	
JP1	open	Jumper JP1 selects the boot device of the phyCARD-M External boot, FLASH enabled as		
	open	Boot device ⁷	17.3.3	
	1+2	Serial Bootloader ¹		
	3+4	Internal Bootloader ¹		
	1+2, 3+4	Startup mode ¹		
JP2		Jumper JP2 connects the input voltage to connector X32 as supply voltage for a backlight.	17.3.7.2	
	open	VCC12V Backlight disabled	-	
	closed	VCC12V Backlight connected to power supply only 12V DC power supplies allowed		
J1		Jumper J1 selects the function of the AC97 interrupt		
	1+2	Pendown signal of the Audio/Touch controller at U1 is connected to AC97 interrupt	17.3.7.3	
	2+3	GPIO2_IRQ output of the Audio/Touch controller at U1 connected to AC97 interrupt		
J2		Jumper J2 configures the I ² C address of the LED dimmer at U21	17.3.7.2	
	closed	I ² C device address of LED dimmer set to 0xC0	17.3.10	

please see section 6 for more information on the different boot modes

	open	I ² C device address of LED dimmer set to 0xC2	
J3		Jumper J3 configures the I ² C address of the touch screen controller at U28	17.3.7.3
	1+2	I ² C device address set to 0x88	17.3.10
	2+3	I ² C device address set to 0x82	

Table 32: phyBASE jumper descriptions⁸

⁸ Default settings are in **bold blue** text

17.3 Functional Components on the phyBASE Board

This section describes the functional components of the phyBASE Carrier Board supporting the phyCARD-M. Each subsection details a particular connector/interface and associated jumpers for configuring that interface.

17.3.1 phyCARD-M SBC Connectivity (X27)





Figure 18: phyCARD-M SBC Connectivity to the Carrier Board

Connector X27 on the Carrier Board provides the phyCARD System on Module connectivity. The connector is keyed for proper insertion of the SBC. *Figure 18* above shows the location of connector X27, along with the pin numbering scheme as described in *section 2*.



17.3.2Power Supply (X28)

Figure 19: Power adapter

Caution:

Do not use a laboratory adapter to supply power to the Carrier Board! Power spikes during power-on could destroy the phyCARD-module mounted on the Carrier Board! Do not change modules or jumper settings while the Carrier Board is supplied with power!

Permissible input voltage at X28: +9 - +36 V DC unregulated.

The required current load capacity of the power supply depends on the specific configuration of the phyCARD mounted on the Carrier Board as well as whether an optional expansion board is connected to the Carrier Board. An adapter with a minimum supply of 2.0 A is recommended.




Figure 20: Connecting the Supply Voltage at X28

No jumper configuration is required in order to supply power to the phyCARD module!

The phyBASE is assembled with a few power LEDs whose functions are described in the following table:

LEDs	Color	Description
D37	green	VCC5V led
D38	green	VCC_PHYCARD led
D39	green	VCC3V3 led
D40	green	VCC3V3STBY led
D41	green	VSTBY led

Table 33: LEDs assembled on the Carrier Board

Note:

For powering up the phyCARD the following actions have to be done:

- 1. Plug in the power supply connector
 - » All power LEDs should light up and the phyCARD puts serial output to serial line 0 at P1.
- 2. For powering down the phyCARD-M button S2 should be pressed for a minimum time of 2000ms.
- 3. Press button S2 for a maximum time of 1000ms seconds.
 - » All power LEDs should light up and the phyCARD puts serial output to serial line 0 at P1.

Three different power states are possible RUN, OFF and SUSPEND.

- During RUN all supply voltages except VSTBY are on. This means that the phyCARD-M is supplied by VCC_PHYCARD.
- In OFF state all supply voltages are turned off. Only the standby voltage (VCC3V3STBY) of the phyBASE itself is still available to supply the PLD, the RTC and to provide a high-level voltage for the Reset and Power switch.
- In SUSPEND mode only the standby voltage VSTBY for the phyCARD-M and the standby voltage (VCC3V3STBY) of the phyBASE itself are generated. This means the phyCARD-M is supplied only by VSTBY.

The RUN and OFF state can be entered using the power button S2 as described in the gray box above. It is also possible to enter OFF state with the help of the phyCARD's nPower_off signal (GPIO2_30 at T5 of the i.MX35). To enter OFF state signal nPower_off must be active (low).

SUSPEND state can be entered using signal nSuspend_to_RAM at pin X2A26B of the phyCARD Connector (GPIO2_29 at V2 of the i.MX35). nSuspend_to_RAM must be active (low) for at least 500ms.

17.3.3RS-232 Connectivity (P1)

Figure 21: UART1 connection interface at connector P1

Connector P1 is a DB9 sub-connector and provides a connection interface to UART1 of the i.MX35. The TTL level signals from the phyCARD-M are converted to RS-232 level signals. UART1 provides only two handshake signals: RTS and CTS. *Figure 22* below shows the signal mapping of the RS-232 level signals to connector P1.




Figure 22: UART1 connector P1 signal description

The RS-232 interface is hard-wired and no jumpers must be configured for proper operation.

FRONT P1 X10 AUDIC U8 BAT1 **B** : X26 5

17.3.4Ethernet Connectivity (X10)

Figure 23: Ethernet interface at connector X10

The Ethernet interface of the phyCARD is accessible at an RJ45 connector (X10) on the Carrier Board. Due to its characteristics this interface is hard-wired and can not be configured via jumpers. The LEDs for LINK and SPEED indication are integrated in the connector.

RS222 RS222 RS232 RS333 RS3333 RS33333 RS33333 RS3333 RS3333 RS33333 RS33333 RS33333 RS3333 RS33333 RS33333 RS33333

17.3.5USB Host Connectivity (X7, X8, X9, X30, X33)

Figure 24: USB host interface at connector X7, X30, X33

The USB host interface of the phyCARD is accessible via the USB hub controller U4 on the Carrier Board. The controller supports control of input USB devices such keyboard, mouse or USB key. The USB hub has 7 downstream facing ports. Three ports extend to standard USB connectors at X7 (dual USB A) and X30 (USB A). A fourth port connects to 9 pin header row X33. These interfaces are compliant with USB revision 2.0. The remaining ports are accessible at the display data connector X6 and the expansion connectors X8A and X9A. These three interfaces provide only the data lines D+ and D-. They do not feature a supply line Vbus.

LEDs D16 to D30 signal use of the USB host interfaces. *Table 31* shows the assignment of the LEDs to the different USB ports.


Table 34 shows the distribution of the seven downstream facing ports to the different connectors, whereas *Table 35* shows the Pin-out of USB host connector X33.

USB hub port #	Connector	Connector Type
USB1	X30	USB A
USB2	X6	40 pin FCC (pins 16 and 17)
USB3	X8	20 pin header row (pins 19 and 20)
USB4	X9	20 pin header row (pins 19 and 20)
USB5	X33	9 pin header row (see table below)
USB6	X7A (bottom)	USB A
USB7	X7B (top)	USB A

Table 34: Distribution of the USB hub's (U4) ports

Pin number	Signal name	Description
1	USB5_VBUS	USB5 Power
1		Supply
3	USB5_D-	USB5 Data -
5	USB5_D+	USB5 Data +
7	GND	Ground
2,4,6,8,10	NC	Not connected

Table 35: Universal USB pin header X33 signal description



17.3.6USB OTG Connectivity (X29)

Figure 25: USB OTG interface at connector X29

The USB OTG interface of the phyCARD is accessible at connector X29 (USB Mini AB) on the Carrier Board. This interface is compliant with USB revision 2.0.

No jumper settings are necessary for using the USB OTG port.

The phyCARD supports the On-The-Go feature. The Universal Serial Bus On-The-Go is a device capable to initiate the session, control the connection and exchange Host/Peripheral roles between each other.

17.3.7 Display / Touch Connectivity (X6, X32)

Figure 26: Universal LVDS interface at connector X6

The various performance classes of the phyCARD family allow to attach a large number of different displays varying in resolution, signal level, type of the backlight, Pin-out, etc. In order not to limit the range of displays connectable to the phyCARD, the phyBASE has no special display connector suitable only for a small number of displays. The new concept intends the use of an adapter board (e.g. phyBASE LCD interface LCD-014) to attach a special display, or display family to the phyCARD. Two universal connectors provide the connectivity for the display adapter. They allow easy adaption also to any customer display. The display data connector at X6 combines various interface signals like LVDS, USB, I²C, etc. required to hook up a display. The display power connector at X32 provides all supply voltages needed to supply the display and a backlight.

17.3.7.1 Display Data Connector (X6)

The display data connector at X6 (40 pin FCC connector 0,5mm pitch) combines various interface signals.

Pin	Signal name	Description
number		
1	SPI1_SCLK	SPI 1 clock
2	SPI_MISO	SPI 1 Master data in; slave data out
3	SPI1_MOSI	SPI 1 Master data out; slave data in
4	SP1I_SS_DISP	SPI 1 Chip select display
5	DISP_IRQ	Display interrupt input
6	VCC3V3	Power supply display
7	I2C_SCL	I2C Clock Signal
8	I2C_SDA	I2C Data Signal
9	GND	Ground
10	LS_BRIGHT	PWM brightness Output
11	VCC3V3	Power Supply Display
12	/PWR_KEY	Power on/off Button
13	/DISP_ENA	Display enable signal
14	PHYWIRE	Hardware Introspection Interface
17		for internal use only
15	GND	Ground
16	USB2_D+	USB2 data +9
17	USB2_D-	USB2 data - ¹
18	GND	Ground
19	TXOUT0-	LVDS data channel 0 negative output
20	TXOUT0+	LVDS data channel 0 positive output
21	GND	Ground
22	TXOUT1-	LVDS data channel 1 negative output
23	TXOUT1+	LVDS data channel 1 positive output

^{9:} LEDs D17 and D24 signal use of the USB interface

24	GND	Ground
25	TXOUT2-	LVDS data channel 2 negative output
26	TXOUT2+	LVDS data channel 2 positive output
27	GND	Ground
28	TXOUT3-	LVDS data channel 3 negative output
29	TXOUT3+	LVDS data channel 3 positive output
30	GND	Ground
31	TXCLKOUT-	LVDS clock channel negative output
32	TXCLKOUT+	LVDS clock channel positive output
33	GND	Ground
34	TP_X+	Touch
35	TP_X-	Touch
36	TP_Y+	Touch
37	TP_Y-	Touch
38	TP_WP	Touch
39	GND	Ground
40	LS_ANA	Light sensor Analog Input

Table 36: Display data connector signal description

The X-Arc bus signals for the SPI interface and the display interrupt input are shared with the corresponding signals on the expansion connectors X8A and X9A. Because of that they have to be mapped to the display data connector by configuring switches 7 and 8 of DIP-Switch S3. The table below shows the required settings.

Button	Setting	Description	
S3_7/	0/0	SSO/GPIOO ¹⁰ -> expansion O (X8A),	
S3_8		SS1/GPIO1 ¹ -> expansion 1 (X9A)	
	0/1	SSO/GPIOO ¹ -> expansion 0 (X8A),	
		SS1/GPI01 ¹ -> display data connector (X6)	
	1/x	$SSO/GPIOO^{1}$ -> expansion 1 (X9A),	
		SS1/GPI01 ¹ -> display data connector (X6)	

Table 37: SPI and GPIO connector selection

The default setting does not connect the SPI interface and the GPIO of the X-Arc bus to the display data connector.

The Light sensor Analog Input at pin 40 extends to an A/D converter which is connected to the I^2C bus at address 0xC8 (write) and 0XC9 (read).

 $^{^{10}}$: GPIO0 \triangleq GPIO1_1 (at L16) and GPIO1 \triangleq GPIO2_23 (at V3) of the i.MX35

17.3.7.2 Display Power Connector (X32)

The display power connector X32 (AMP microMatch 8-188275-2) provides all supply voltages needed to supply the display and a backlight.

Pin number	Signal name	Description
1	GND	Ground
2	VCC3V3	3,3V power supply display
3	GND	Ground
4	VCC5V	5V power supply display
5	GND	Ground
6	VCC5V	5V power supply display
7	GND	Ground
8	VCC5V	5V power supply display
9	GND	Ground
10	LS_BRIGHT	PWM brightness output
11	VCC12V_BL	12V Backlight power supply
12	VCC12V_BL	12V Backlight power supply

Table 38: LVDS power connector X32 signal description

The PWM signal at pin 10 can be used to control the brightness of a display's backlight. It is generated by an LED dimmer. The LED dimmer is connected to the I²C bus at address¹¹ 0xC0 (write) and 0xC1 (read).

To make VCC12V_BL available at X32 jumper JP2 must be closed.

¹¹: Default address. Jumper J2 allows to select a 0xC2 (write) and 0xC3 (read) alternatively (refer to *Table 32*).

Caution:

There is no protective circuitry for the backlight. Close jumper JP2 only if a 12 V power supply is connected to X28 as primary supply for the phyBASE.

17.3.7.3 Touch Screen Connectivity


As many smaller applications need a touch screen as user interface, provisions are made to connect 4- or 5- wire resistive touch screens to the display data connector X6 (pins 34 - 38, refer to *Table 36*). Two touch screen controllers are available on the phyCARD Carrier Board. The Wolfson WM9712L audio/touch codec at U1 allows connecting 4- and 5-wire touch panels, whereas the STMPE811 touch panel controller at U28 is suitable for 4-wire touch panels only. Switches 1 and 2 of DIP-Switch S3 select which controller is used to process the touch panel signals. The different configurations are shown in *Table 39*.

Button	Setting	Description	
S3_1/		Switches 1 and 2 of DIP-Switch S3 select which	
S3_2		device process the audio and touch panel	
		signals.	
	0/0		
		Wolfson audio/touch contrl. (U1) selected for	
	0/1	touch and audio	
		Wolfson audio/touch contrl. (U1) selected for	
	1/0	audio, dedicated touch contrl. (U28) for touch	
		Analog Devices audio contrl. (U17) selected for	
		audio, dedicated touch contrl. (U28) for touch	

Table 39: Selection of the touch screen controller

If the Wolfson WM9712L audio/touch codec is chosen, the touch screen data is available at the AC97 interface. An interrupt or the pendown signal of the WM9712L, selected by jumper J1 (refer to section 17.2.4), is connected to the AC97 interrupt pin (HAD_SEL/AC_INT, pin X2A42). The default configuration selects the pendown signal to be attached to pin X2A42 of the phyCARD Connector.

If the dedicated touch screen controller at U28 is chosen, the touch screen data is available at the I²C interface of the X-Arc bus. The controller's slave address can be selected with jumper J3 (refer to *section 17.2.4*). The default address of the controller is 0x88 (write) and 0x89 (read). The interrupt output of the touch screen controller is connected to GPIO2 (GPIO2_IRQ, pin X2A47) which extends to port GPIO2_7 at T7 of the i.MX35 on the phyCARD-M.




17.3.8 Camera Interface (X5)

Figure 27: Camera interface at connectors X5

The phyCARD-M has an optional camera interface. This interface extends from the phyCARD-Connector to the RJ45 socket (X5) on the Carrier Board. The table below shows the Pin-out of connector X5:

Pin#	Signal Name	Description
1	RXIN+	LVDS Input+
2	RXIN-	LVDS Input-
3	RX_CLK-	LVDS Clock-
4	I2C_SDA	I2C Data
5	I2C_SCL	I2C Clock
6	RXCLK+	LVDS Clock+
7	VCC_CAM	Power supply camera (3.3V)
8	GND	Ground

Table 40: PHYTEC camera connector X5



17.3.9 Audio Interface (X1,X2,X3)

Figure 28: Audio interface at connectors X1,X2,X3

The AC97/HDA interface on the phyCARD connects to a Wolfson WM9712L (U1) or AD1986A (U17) audio codec controller on the Carrier Board. Switches 1 and 2 of DIP-Switch S3 select which codec is used to process the audio signals. *Table 41* shows the different options.

Button	Setting	Description
S3_1/	0/0	Wolfson audio/touch contrl. (U1) selected for
S3_2		touch and audio
	0/1	Wolfson audio/touch contrl. (U1) selected for
		audio, dedicated touch contrl. (U28) for touch
	1/0	Analog Devices audio contrl. (U17) selected for
		audio, dedicated touch contrl. (U28) for touch

Table 41: Selection of the audio codec

Audio devices can be connected to 3,5mm audio jacks at X1, X2, and X3.

Audio Outputs:

X2 – Line Output - Line_OUTL/Line_OUTR

Audio Inputs:

X1- Microphone Inputs - MIC1/MIC2

X3 - Line Input - Line_INL/Line_INR

Please refer to the audio codec's reference manual for additional information regarding the special interface specification.

17.3.10 I²C Connectivity

The I²C interface of the X-Arc bus is available at different connectors on the phyBASE. The following table provides a list of the connectors and pins with I²C connectivity.

Connector	Location
Camera interface X5	pin 4 (I ² C_SDA); pin 5 (I ² C_SCL)
Display data connector X6	pin 8 (I ² C_SDA); pin 7 (I ² C_SCL)
Expansion connector 1	pin 7 (I ² C_SDA); pin 8 (I ² C_SCL)
X8A	
Expansion connector 2	pin 7 (I ² C_SDA); pin 8 (I ² C_SCL)
X9A	

Table 42: I^2C connectivity

To avoid any conflicts when connecting external I^2C devices to the phyBASE the addresses of the on-board I^2C devices must be considered. Some of the addresses can be configured by jumper. *Table 43* lists the addresses already in use. The table shows only the default address. Please refer to *section 17.2.4* for alternative address settings.

Device	Address used (write / read)	Jumper
LED dimmer (U21)	0xC0 / 0xC1	J2
RTC (U3)	0xA2/0xA3	
A/D converter (U22)	0xC8 / 0xC9	
Touch screen controller (U28)	0x88 / 0x89	J3
CPLD (U25)	0x80 / 0x81	S3_3, S3_4

Table 43: I^2C addresses in use

17.3.11 SPI Connectivity

The SPI interface of the X-Arc bus is available at the expansion connectors X8A and X9A as well as at the display data connector X6 (refer to *sections* 17.3.7.1 and 17.3.13 to see the Pin-out). Due to the X-Arc bus specification only two slave select signals are available. Because of that the CPLD maps the SPI interface to two of the connectors depending on the configuration of switches 7 and 8 of DIP-Switch S3. The table below shows the possible configurations.

Button	Setting	Description	
S3_7/	0/0	SSO/GPIOO12 -> expansion O (X8A),	
S3_8	•	SS1/GPIO1 ¹ -> expansion 1 (X9A)	
	0/1	$SSO/GPIOO^{1}$ -> expansion 0 (X8A),	
		SS1/GPI01 ¹ -> display data connector (X6)	
	1/x	SSO/GPIOO ¹ -> expansion 1 (X9A),	
		SS1/GPI01 ¹ -> display data connector (X6)	


Table 44: SPI connector selection

17.3.12 User programmable GPIOs

Two (GPIO0_IRQ and GPIO1_IRQ) of the three GPIO / Interrupt signals available at the X-Arc bus are freely available. They are mapped to the expansion connectors X8A and X9A (pin 16), or to the display data connector X6 (pin 5) depending in the configuration at DIP-Switch S3 (see *Table 44*). The third GPIO / Interrupt signal (GPIO2_IRQ) is used to connect the interrupt output of the touch screen controller at U28 to the phyCARD-M.

_

 $^{^{12}}$: GPIO0 \triangleq GPIO1_1 (at L16) and GPIO1 \triangleq GPIO2_23 (at V3) of the i.MX35



17.3.13 Expansion connectors (X8A, X9A)

Figure 29: Expansion connector X8A, X9A

The expansion connectors X8A and X9A provide an easy way to add other functions and features to the phyBASE. Standard interfaces such as USB, SPI and I²C as well as different supply voltages and one GPIO are available at the pin header rows.

As can be seen in *Figure 29* the location of the connectors allows to expand the functionality without expanding the physical dimensions. Mounting wholes can be used to screw the additional PCBs to the phyBASE.

The expansion connectors share the SPI interface and the GPIOs of the X-Arc bus with the display data connector X6. Therefore switches 7 and 8 of DIP-Switch S3 must be configured to map the signals to the desired connector.

phyCARD-M [PCA-A-M1-xxx]

Button	Setting	Description	
S3_7/	0/0	SSO/GPIOO ¹³ -> expansion O (X8A),	
S3_8		SS1/GPIO1 ¹ -> expansion 1 (X9A)	
	0/1	SSO/GPI00 ¹ -> expansion 0 (X8A),	
		SS1/GPIO1 ¹ -> display data connector (X6)	
	1/x	SSO/GPIOO ¹ -> expansion 1 (X9A),	
		SS1/GPI01 ¹ -> display data connector (X6)	

Table 45: SPI and GPIO connector selection

¹³: GPIO0 \triangleq GPIO1_1 (at L16) and GPIO1 \triangleq GPIO2_23 (at V3) of the i.MX35

106

Pin#	Signal Name	Description	
1	VCC5V	5V power supply	
2	VCC5V	5V power supply	
3	VCC3V3	3,3V power supply	
4	VCC3V3	3,3V power supply	
5	GND	Ground	
6	GND	Ground	
7	I2C_SDA	I ² C Data	
8	I2C_SCL	I ² C Clock	
9	GND	Ground	
10	GND	Ground	
11	SPI_SS_SLOT0 SPI_SS_SLOT1		
12	SPI1_MOSI	SPI master output/slave input	
13	SPI1_SCLK	SPI clock output	
14	SPI1_MISO	SPI master input/slave output	
15	/SPI1_RDY	SPI data ready input master mode only	
16	SLOT0_IRQ SLOT1_IRQ	X8A Interrupt input expansion port 0 X9A Interrupt input expansion port 1	
17	GND	Ground	
18	GND	Ground	
19	USB3_D- USB4_D-	X8A USB3 Data D- X9A USB4 Data D-	
20	USB3_D+ USB4_D+	X8A USB3 Data D+ X9A USB4 Data D+	


Table 46: PHYTEC expansion connector X8A, X9A

RS232 RS332 RS3322 RS3322 RS3322 RS3322 RS3322 RS3322 RS3322 RS3322 R

17.3.14 Security Digital Card/MultiMedia Card (X26)

Figure 30: SD Card interface at connector X26

The phyCARD Carrier Board provides a standard SDHC card slot at X26 for connection to SD/MMC interface cards. It allows easy and convenient connection to peripheral devices like SD- and MMC cards. Power to the SD interface is supplied by sticking the appropriate card into the SD/MMC slot. The card slot X26 connects to the phyCARD-M via a level shifter to ensure the correct voltage for the SD/MMC cards.



17.3.15 Boot Mode Selection (JP1)


Figure 31: Boot Mode Selection Jumper JP1

The boot mode jumper JP1 is provided to configure the boot mode of the phyCARD-M after a reset.

By default the boot mode jumper is open, configuring the phyCARD-M for booting from the Flash device. Closing jumper JP1 results in start of the on-chip boot strap software of the i.MX35. Please refer to the phyCARD-M Quick Start Manual as well as the i.MX35 Reference Manual for Information on how to use the boot strap mode.

Jumper	Setting	Description	
JP1		Jumper JP1 selects the boot device of the phyCARD-M	
	open		
		FLASH enabled as Boot device ¹⁴	
	1+2	Serial Bootloader ¹	
	3+4	Internal Bootloader ¹	
	1+2	Startup Mode ¹	
	3+4		

 $^{^{14}}$ $\,\,$ please see $section \; 6$ for more information on the different boot modes




17.3.16 System Reset Button (S1)

Figure 32: System Reset Button S1

The phyCARD Carrier Board is equipped with a system reset button at S1. Pressing the button will not only reset the phyCARD mounted on the phyBASE, but also the peripheral devices, such as the USB Hub, etc.

17.3.17 RTC at U3



For real-time or time-driven applications, the phyBASE is equipped with an RTC-8564 Real-Time Clock at U3. This RTC device provides the following features:

- Serial input/output bus (I²C), address 0xA2(write)/0xA3(read)
- Power consumption

Bus active (400 kHz): < 1 mA

Bus inactive, CLKOUT inactive: = 275 nA

- Clock function with four year calendar
- Century bit for year 2000-compliance
- Universal timer with alarm and overflow indication
- 24-hour format
- Automatic word address incrementing
- Programmable alarm, timer and interrupt functions

The Real-Time Clock is programmed via the I^2C bus (address 0xA2 / 0xA3). Since the phyCARD-M is equipped with an internal I^2C controller, the I^2C protocol is processed very effectively without extensive processor action (refer also to *section 9.5*)

The Real-Time Clock also provides an interrupt output that extends to the Wakeup signal at X27A48 ¹⁵. An interrupt occurs in the event of a clock alarm, timer alarm, timer overflow and event counter alarm. It has to be cleared by software. With the interrupt function, the Real-Time Clock can be utilized in various applications.

If the RTC interrupt is to be used as software interrupt via a corresponding interrupt input of the processor.

Note:

After connection of the supply voltage the Real-Time Clock generates no interrupt. The RTC must be first initialized (see RTC Data Sheet for more information).

Use of a coin cell at BAT1 allows to buffer the RTC.

17.3.18 PLD at U25

The phyBASE is equipped with a Lattice LC4256V PLD at U25. This PLD device provides the following features:

- Power management function (*section 17.3.2*)
- Signal mapping for sound devices WM9712L and AD1986A (section 17.3.9)
- Configuration the sound device AD1986A for HDA or AC97
- Signal mapping SPI chip select and interrupt to the expansion or display connectors (*sections 17.3.11* and *17.3.12*)
- Touch Signal mapping to WM9712L or STMP811 (section 17.3.7.3)

^{15:} connected to GPIO3 0 (at R4) of the i.MX35 on the phyCARD-M

130mm 172mm 185mm BAT1 • 00 0 0 0 0 0 0 - աաջ

17.3.19 Carrier Board Physical Dimensions

Figure 33: Carrier Board Physical Dimensions

Please contact us if a more detailed dimensioned drawing is needed to integrate the phyBASE into a customer application.

18 Revision History

Date	Version numbers	Changes in this manual
01-07-2009	Manual L-750e_0	First draft, Preliminary documentation. Describes the phyCARD-M with phyBASE- Baseboard.
10-06-2010	Manual L-750e_1	Final version matching phyCARD-M's PCB-No. 1328.1 and 1333.1 for the phyBASE

Index

1	\boldsymbol{F}
100Base-T 48 10Base-T 48 1V3 29	Fast Ethernet Controller
1V5	\boldsymbol{G}
2	General Purpose I/Os53 GND Connection66
2V77529	Н
3	Humidity62
3V328	I
\boldsymbol{A}	I ² C EEPROM 39
Audio Codec 101	I ² C Interface
\boldsymbol{B}	I ² C Memory
Block Diagram	I ² C2 Bus
\boldsymbol{c}	J125, 40
Camera Interface	J13
D	J225, 32, 33
DDR2 SDRAM 38	J2126, 60
Debug Interface54	J22
Dimensions	J4
Display Interface57	J925, 32, 33
\boldsymbol{E}	JA-00256
EEPROM38, 39	JTAG Interface
EEPROM Write Protection 41	-
EMC 5	L
Emulator 56	LAN 50
	LINK LED 88 LVDS

Camera Signals	SMT Connector	
Display Signals26, 58	SPEED LEDSPI Interface	
M	SSI Interface	
MAC50	Standby Voltage	
MAC Address50	Storage Temperature	
	Supply Voltage	
N	System Configuration	
NAND Flash 38, 39	System Memory	
0	System Power	
Operating Temperature 62	T	
Operating Voltage62	Technical Specifications	61
P	$oldsymbol{U}$	
PHY48	U10	38
phyBASE	U11	
Connectors71	U13	
LEDs76	U16	
Peripherals70	U4	.26, 58
Pin Header71	U5	
Switches72	U6	.25, 39
phyCARD-Connector 14, 16	U7	48
Physical Dimensions61	U8	38
Physical Layer Transceiver48	U9	38
Pin Description14	UART	45
Pin-out	USB	
PLD113	Host Controller	47
Power Consumption62	OTG Interface	46
Power Management	USB 2.0	.89, 91
Power Supply	USB Device	46
Programming Voltage26	USB Host	46
R	USB OTG	46
RS-232 Level46	V	
RTC112	VBAT	28
RTC Interrupt113	VCC_3V3	
S	VCC_Logic	
	Voltage Output	
SD / MMC Card Interfaces 42	Voltage Regulator	
SDRAM38	<i>5</i>	9
Serial Interfaces44		

phyCARD-M [PCA-A-M1-xxx]

$oldsymbol{W}$		\boldsymbol{X}	
Weight	62	X1	54
WM9712L			

Document: Document num	ber:	phyCARD-M L-750e_1, June 2010	
How would you in	ıprove	e this manual?	
Did you find any r	nistak	es in this manual?	page
Submitted by:			
Customer number:			
Name:			
Company:			
Address:			
Return to:			
		EC Technologie Holding AG	
		ch 100403 35 Mainz, Germany	
		+49 (6131) 9221-33	

